參數(shù)資料
型號(hào)： AD9910BSVZ-REEL
廠商： ANALOG DEVICES INC
元件分類(lèi)： DAC
英文描述： 1 GSPS, 14-Bit, 3.3 V CMOS Direct Digital Synthesizer
中文描述： SERIAL, PARALLEL, WORD INPUT LOADING, 14-BIT DAC, PDSO100
封裝： ROHS COMPLIANT, MS-026AED-HD, TQFP-100
文件頁(yè)數(shù)： 56/60頁(yè)
文件大?。?/td> 764K
代理商： AD9910BSVZ-REEL
AD9910
Bit(s)
6
Rev. 0 | Page 56 of 60
Descriptor
Data Assembler Hold Last
Value
Explanation
Ineffective unless Bit 4 = 1.
0 = the data assembler of the parallel data port internally forces zeros on the data path
and ignores the signals on the D<15:0> and F<1:0> pins while the TxENABLE pin is
Logic 0 (default). This implies that the destination of the data at the parallel data port is
amplitude when TxENABLE is Logic 0.
1 = the data assembler of the parallel data port internally forces the last value received
on the D<15:0> and F<1:0> pins while the TxENABLE pin is Logic 1.
0 = enables the SYNC_SMP_ERR pin to indicate (active high) detection of a synchronization
pulse sampling error.
1 = the SYNC_SMP_ERR pin is forced to a static Logic 0 condition (default).
See the Parallel Data Port Modulation Mode section for more details.
0 = disables parallel data port modulation functionality (default).
1 = enables parallel data port modulation functionality.
See the Parallel Data Port Modulation Mode section for more details. Default is 0000
2
.
5
Sync Sample Error Mask
4
3:0
Parallel Data Port Enable
FM Gain
Control Function Register 3 (CFR3)
Address 0x02; 4 bytes are assigned to this register.
Table 19. Bit Descriptions for CFR3
Bit(s)
Descriptor
31:30
DRV0
29:27
Not Available
26:24
VCO SEL
23:22
Not Available
21:19
I
CP
18:16
Not Available
15
Bypass
14
ResetB
13:9
Not Available
8
PLL Enable
7:1
N
Explanation
Controls the REFCLK_OUT pin, (see Table 7 for details); default is 00
2
.
Selects frequency band of the REFCLK PLL VCO, (see Table 8 for details); default is 111
2
.
Selects the charge pump current in the REFCLK PLL (see Table 9 for details); default is 111
2
.
0 = input divider is selected (default).
1 = input divider is bypassed.
0 = input divider is reset.
1 = input divider operates normally (default).
0 = REFCLK PLL bypassed (default).
1 = REFCLK PLL enabled.
This 7-bit number is divide modulus of the REFCLK PLL feedback divider; default is
0000000
2
.
REFCLK Input Divider
REFCLK Input Divider
0
Not Available
Auxiliary DAC Control Register
Address 0x03; 4 bytes are assigned to this register.
Table 20. Bit Descriptions for DAC Control Register
Bit(s)
Descriptor
31:8
Not Available
7:0
FSC
Explanation
This 8-bit number controls the full-scale output current of the main DAC (see the Auxiliary
DAC section); default is 0xFF.
相關(guān)PDF資料
PDF描述
AD9912 1 GSPS Direct Digital Synthesizer w/ 14-bit DAC
AD9913 Low Power 250 MSPS 10-Bit DAC 1.8 V CMOS Direct Digital Synthesizer
AD9913BCPZ1 Low Power 250 MSPS 10-Bit DAC 1.8 V CMOS Direct Digital Synthesizer
AD9913BCPZ-REEL71 Low Power 250 MSPS 10-Bit DAC 1.8 V CMOS Direct Digital Synthesizer
AD9920A 12-Bit CCD Signal Processor with V-Driver and Precision Timing Generator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9911 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:500 MSPS Direct Digital Synthesizer with 10-Bit DAC
AD9911/PCB 制造商:Analog Devices 功能描述:500 MSPS DIRECT DGTL SYNTHESIZER W/ 10-BIT DAC AD9911/PCB - Bulk
AD9911/PCBZ 功能描述:BOARD EVAL FOR AD9911 RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:AgileRF™ 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板
AD9911BCPZ 功能描述:IC DDS 500MSPS DAC 10BIT 56LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR)
AD9911BCPZ-REEL7 功能描述:IC DDS 500MSPS DAC 10BIT 56LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*