參數(shù)資料
型號: AD9854/PCBZ
廠商: Analog Devices Inc
文件頁數(shù): 28/52頁
文件大?。?/td> 0K
描述: BOARD EVAL FOR AD9854
產(chǎn)品培訓(xùn)模塊: Direct Digital Synthesis Tutorial Series (1 of 7): Introduction
Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action
Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter
Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction
Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter
Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator
設(shè)計資源: AD9854 Eval Brd Schematic
AD9854 Eval Brd BOM
標準包裝: 1
系列: AgileRF™
主要目的: 計時,直接數(shù)字合成(DDS)
已用 IC / 零件: AD9854
已供物品:
相關(guān)產(chǎn)品: AD9854ASTZ-ND - IC DDS QUADRATURE CMOS 80-LQFP
AD9854
Rev. E | Page 34 of 52
PARALLEL I/O OPERATION
With the S/P SELECT pin tied high, the parallel I/O mode is active.
The I/O port is compatible with industry-standard DSPs and
microcontrollers. Six address bits, eight bidirectional data bits,
and separate write/read control inputs comprise the I/O port pins.
Parallel I/O operation allows write access to each byte of any
register in a single I/O operation of up to one per 10.5 ns.
Readback capability for each register is included to ease designing
with the AD9854. (Reads are not guaranteed at 100 MHz because
they are intended for software debugging only.)
Parallel I/O operation timing diagrams are shown in Figure 52
SERIAL PORT I/O OPERATION
With the S/P SELECT pin tied low, the serial I/O mode is active.
The serial port is a flexible, synchronous, serial communication
port, allowing easy interface to many industry-standard micro-
controllers and microprocessors. The serial I/O is compatible
with most synchronous transfer formats, including both the
Motorola 6905/11 SPI and Intel 8051 SSR protocols. The
interface allows read/write access to all 12 registers that configure
the AD9854 and can be configured as a single-pin I/O (SDIO) or
two unidirectional pins for input and output (SDIO/SDO). Data
transfers are supported in MSB-or the LSB-first format for up
to 10 MHz.
When configured for serial I/O operation, most AD9854 parallel
port pins are inactive; only some pins are used for the serial I/O
operation. Table 9 describes pin requirements for serial I/O
operation.
Note that when operating the device in serial I/O mode, it
is best to use the external I/O update clock mode to avoid an
update occurring during a serial communication cycle. Such an
occurrence may cause incorrect programming due to a partial
data transfer. To exit the default internal update mode, program
the device for external update operation at power-up before
starting the REFCLK signal but after a master reset. Starting the
REFCLK causes this information to transfer to the register bank,
forcing the device to switch to external update mode.
Table 9. Serial I/O Pin Requirements
Pin Number
Mnemonic
Serial I/O Description
1 to 8
D [7:0]
The parallel data pins are not active; tie to VDD or GND.
14 to 16
A [5:3]
The A5, A4, and A3 parallel address pins are not active; tie these pins to VDD or GND.
17
A2/IO RESET
IO RESET.
18
A1/SDO
SDO.
19
A0/SDIO
SDIO.
20
I/O UD CLK
Update Clock. Same functionality for serial mode as parallel mode.
21
WR/SCLK
SCLK.
22
RD/CS
CS—Chip Select.
相關(guān)PDF資料
PDF描述
LK2125R22K-T INDUCTOR MULTILAYER .22UH 0805
6588719-2 C/A MTRJ-LC DUP OFNR XG
M3UUK-2006R IDC CABLE - MKS20K/MC20M/MKS20K
EEM30DTMI-S189 CONN EDGECARD 60POS R/A .156 SLD
6278033-3 C/A MT-RJ/MT-RJ SM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9856 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS 200 MHz Quadrature Digital Upconverter
AD9856/PCB 制造商:Analog Devices 功能描述:Evaluation Board For Digital Up Converter 56 Pin LFCSP Ep 制造商:Analog Devices 功能描述:DGTL UP CNVRTR 56LFCSP - Bulk
AD9856AST 制造商:Analog Devices 功能描述:Digital Up Converter 48-Pin LQFP Tray 制造商:Analog Devices 功能描述:IC MODULATOR DIGITAL
AD9856ASTZ 功能描述:IC UPCONVERTER DGTL QUAD 48TQFP RoHS:是 類別:RF/IF 和 RFID >> RF 其它 IC 和模塊 系列:AD9856 標準包裝:100 系列:*
AD9857 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS 200 MSPS 14-Bit Quadrature Digital Upconverter