- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16463 > AD9854/PCBZ (Analog Devices Inc)BOARD EVAL FOR AD9854 PDF資料下載
參數(shù)資料
| 型號： | AD9854/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 20/52頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD9854 |
| 產(chǎn)品培訓(xùn)模塊： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 設(shè)計資源： | AD9854 Eval Brd Schematic AD9854 Eval Brd BOM |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | AgileRF™ |
| 主要目的： | 計時，直接數(shù)字合成（DDS） |
| 已用 IC / 零件： | AD9854 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | AD9854ASTZ-ND - IC DDS QUADRATURE CMOS 80-LQFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
AD9854
Rev. E | Page 27 of 52
HOLD
F1
0
FR
E
Q
U
E
N
C
Y
MODE
TW1
DFW
000 (DEFAULT)
0
RAMP RATE
011 (CHIRP)
F1
DELTA FREQUENCY WORD
RAMP RATE
I/O UD CLK
00
63
6-
04
7
Figure 47. Example of Hold Function
BPSK DATA
360
0
PH
A
SE
MODE
FTW1
PHASE ADJUST 1
000 (DEFAULT)
0
PHASE ADJUST 2
100 (BPSK)
F1
270°
90°
I/O UD CLK
00
63
6-
0
48
Figure 48. BPSK Mode
The 32-bit automatic I/O update counter can be used to
construct complex chirp or ramped FSK sequences. Because
this internal counter is synchronized with the AD9854 system
clock, precisely timed program changes are possible. For such
changes, the user need only reprogram the desired registers
before the automatic I/O update clock is generated.
In chirp mode, the destination frequency is not directly specified.
If the user fails to control the chirp, the DDS automatically confines
itself to the frequency range between dc and Nyquist. Unless
terminated by the user, the chirp continues until power is removed.
When the chirp destination frequency is reached, the user can
choose any of the following actions:
Stop at the destination frequency by using the HOLD pin
or by loading all 0s into the delta frequency word registers
of the frequency accumulator (ACC1).
Use the HOLD pin function to stop the chirp, and then ramp
down the output amplitude by using the digital multiplier
stages and the output shaped keying pin (Pin 30), or by using
the program register control (Address 21 to Address 24 hex).
Abruptly end the transmission with the CLR ACC2 bit.
Continue chirp by reversing direction and returning to
the previous or another destination frequency in a linear or
user-directed manner. If this involves reducing the
frequency, a negative 48-bit delta frequency word (the
MSB is set to 1) must be loaded into Register 10 hex to
Register 15 hex. Any decreasing frequency step of the delta
frequency word requires the MSB to be set to logic high.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LK2125R22K-T | INDUCTOR MULTILAYER .22UH 0805 |
| 6588719-2 | C/A MTRJ-LC DUP OFNR XG |
| M3UUK-2006R | IDC CABLE - MKS20K/MC20M/MKS20K |
| EEM30DTMI-S189 | CONN EDGECARD 60POS R/A .156 SLD |
| 6278033-3 | C/A MT-RJ/MT-RJ SM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9856 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS 200 MHz Quadrature Digital Upconverter |
| AD9856/PCB | 制造商:Analog Devices 功能描述:Evaluation Board For Digital Up Converter 56 Pin LFCSP Ep 制造商:Analog Devices 功能描述:DGTL UP CNVRTR 56LFCSP - Bulk |
| AD9856AST | 制造商:Analog Devices 功能描述:Digital Up Converter 48-Pin LQFP Tray 制造商:Analog Devices 功能描述:IC MODULATOR DIGITAL |
| AD9856ASTZ | 功能描述:IC UPCONVERTER DGTL QUAD 48TQFP RoHS:是 類別:RF/IF 和 RFID >> RF 其它 IC 和模塊 系列:AD9856 標(biāo)準(zhǔn)包裝:100 系列:* |
| AD9857 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS 200 MSPS 14-Bit Quadrature Digital Upconverter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。