- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1988 > AD9641BCPZ-80 (Analog Devices Inc)IC ADC 14BIT SRL 80MSPS 32LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9641BCPZ-80 |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 26/36頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 14BIT SRL 80MSPS 32LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 80M |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-WFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 32-LFCSP-WQ（5x5） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 1 個(gè)差分，雙極 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)當(dāng)前第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)
AD9641
Data Sheet
Rev. B | Page 32 of 36
Addr
(Hex)
Register
Name
Bit 7
(MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
(LSB)
Default
Value
(Hex)
Default
Notes/
Comments
0x6F
JESD204A
number of
octets per
frame (F)
JESD204A number of octets per frame (F)
(bits are calculated based on the equation F = (M × 2)/L)
0x01
Read only.
0x70
JESD204A
number of
frames per
multiframe
(K)
Open
JESD204A number of frames per multiframe (K)
0x0F
0x71
JESD204A
number of
converters
per link per
converter
device (link)
(M)
Open
Number of
converters
per link
per device
0 = link
connected to
one ADC
(M = 1)
1 = reserved
0x00
Read only.
0x72
JESD 204A
converter
resolution (N)
and control
bits per
sample (CS)
Number of control bits per
sample (CS)
00 = no control bits
(CS = 0)
01 = one control bit
(CS = 1)
10 = two control bits
(CS = 2)
11 = unused
Open
Converter resolution (N) (read only)
0x4D
0x73
JESD204A
total bits per
sample (N’)
Open
Total number of bits per sample (N’) (read only)
0x0F
Read only.
0x74
JESD204A
samples per
converter (S)
per frame
cycle
Open
Samples per converter per frame cycle (S) (read only)
(always 1 for the AD9641)
0x00
Read only.
0x75
JESD204A
HD and CF
configuration
Enable HD
(high
density)
format
Open
Number of control words per frame clock cycle per link (CF)
(always 0 for the AD9641 (read only))
0x00
0x76
JESD204A
Serial
Reserved
Field 1
(RES1)
Serial Reserved Field 1 (RES1)
(these registers are available for customer use)
0x00
0x77
JESD204A
Serial
Reserved
Field 2
(RES2)
Serial Reserved Field 2 (RES2)
(these registers are available for customer use)
0x00
0x78
JESD204A
checksum
value for
lane (FCHK)
Serial checksum value for lane (FCHK)
0x00
Read only
MEMORY MAP REGISTER DESCRIPTIONS
For additional information about functions controlled in
Register 0x00 to Register 0x25, see the AN-877 Application Note,
Interfacing to High Speed ADCs via SPI.
Sync Control (Address 0x3A)
Bits[7:3]—Open
Bit 2—Clock Divider Next Sync Only
If the master sync buffer enable bit (Address 0x3A, Bit 0) and
the clock divider sync enable bit (Address 0x3A, Bit 1) are high,
Bit 2 allows the clock divider to sync to the first sync pulse it
receives and to ignore the rest. The clock divider sync enable bit
(Address 0x3A, Bit 1) resets after it syncs.
Bit 1—Clock Divider Sync Enable
Bit 1 gates the sync pulse to the clock divider. The sync signal
is enabled when Bit 1 and Bit 0 are high. This is in continuous
sync mode.
Bit 0—Master Sync Buffer Enable
Bit 0 must be high to enable any of the sync functions. If the
sync capability is not used, this bit should remain low to
conserve power.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9644BCPZ-80 | IC ADC 14BIT 80MSPS 3V 48LFCSP |
| AD9648BCPZRL7-125 | IC ADC 14BIT 125MSPS 64LFCSP |
| AD9649BCPZRL7-80 | IC ADC 14BIT 80MSPS 32LFCSP |
| AD9653BCPZRL7-125 | IC ADC 16BIT 125MSPS SRL 48LFCSP |
| AD9707BCPZRL7 | IC DAC TX 14BIT 175MSPS 32-LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9641BCPZRL7-155 | 制造商:Analog Devices 功能描述:14BIT 155MSPS ADC W/JESD204A - Tape and Reel 制造商:Analog Devices 功能描述:IC ADC 14BIT SRL 155MSPS 32LFCSP |
| AD9641BCPZRL7-80 | 功能描述:14 Bit Analog to Digital Converter 1 Input 1 Pipelined 32-LFCSP-WQ (5x5) 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):有效 位數(shù):14 采樣率（每秒）:80M 輸入數(shù):1 輸入類型:差分 數(shù)據(jù)接口:JESD204A 配置:S/H-ADC 無(wú)線電 - S/H:ADC:1:1 A/D 轉(zhuǎn)換器數(shù):1 架構(gòu):管線 參考類型:內(nèi)部 電壓 - 電源，模擬:1.7 V ~ 1.9 V 電壓 - 電源，數(shù)字:1.7 V ~ 1.9 V 特性:- 工作溫度:-40°C ~ 85°C 封裝/外殼:32-WFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:32-LFCSP-WQ（5x5） 標(biāo)準(zhǔn)包裝:1,500 |
| AD9642 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 170 MSPS/210 MSPS/250 MSPS, 1.8 V Analog-to-Digital Converter (ADC) |
| AD9642-170EBZ | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開(kāi)發(fā)工具 14 Bit 170 Msps 1.8V ADC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| AD9642-210EBZ | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開(kāi)發(fā)工具 14 Bit 210 Msps 1.8V ADC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。