- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16849 > AD9522-4/PCBZ (Analog Devices Inc)BOARD EVAL FOR AD9522-4 CLK GEN PDF資料下載
參數(shù)資料
| 型號： | AD9522-4/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 72/84頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD9522-4 CLK GEN |
| 設計資源： | AD9522 Eval Board Schematic AD9522 BOM |
| 標準包裝： | 1 |
| 主要目的： | 計時，時鐘發(fā)生器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9522-4 |
| 主要屬性： | 12 LVDS/24 CMOS 輸出，1.6 GHz VCO |
| 次要屬性： | I²C & SPI 接口 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁當前第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
AD9522-4
Rev. 0 | Page 74 of 84
Reg.
Addr
(Hex) Bit(s) Name
Description
01F
[2]
REF2 frequency
> threshold
(read-only)
Readback register. Indicates if the frequency of the signal at REF2 is greater than the threshold frequency
set by Register 0x01A[6].
[2] = 0; REF2 frequency is less than the threshold frequency.
[2] = 1; REF2 frequency is greater than the threshold frequency.
01F
[1]
REF1 frequency
> threshold
(read-only)
Readback register. Indicates if the frequency of the signal at REF1 is greater than the threshold frequency
set by Register 0x01A[6].
[1] = 0; REF1 frequency is less than the threshold frequency.
[1] = 1; REF1 frequency is greater than the threshold frequency.
01F
[0]
Digital lock
detect
(read-only)
Readback register. Digital lock detect.
[0] = 0; PLL is not locked.
[0] = 1; PLL is locked.
Table 53. Output Driver Control
Reg.
Addr
(Hex) Bit(s) Name
Description
0F0
[7]
OUT0 format
Selects the output type for OUT0.
[7] = 0; LVDS (default).
[7] = 1; CMOS.
0F0
[6:5]
OUT0 CMOS
configuration
Sets the CMOS output configuration for OUT0 when 0x0F0[7] = 1.
[6:5]
OUT0A
OUT0B
00
Tristate
01
On
Tristate
10
Tristate
On
11 (default)
On
0F0
[4:3]
OUT0 polarity
Sets the output polarity for OUT0.
[7]
[4]
[3]
Output Type
OUT0A
OUT0B
0 (default)
X
0
LVDS
Noninverting
Inverting
0
X
1
LVDS
Inverting
Noninverting
1
0 (default)
CMOS
Noninverting
1
0
1
CMOS
Inverting
1
0
CMOS
Noninverting
Inverting
1
CMOS
Inverting
Noninverting
0F0
[2:1]
OUT0 LVDS
differential
voltage
Sets the LVDS output differential voltage (VOD).
[2]
[1]
IOD (mA)
0
1.75 (VOD = 175 mV for 100 Ω termination across differential pair)
0 (default)
1 (default)
3.5 (VOD = 350 mV for 100 Ω termination across differential pair)
1
0
5.25 (VOD = 525 mV for 100 Ω termination across differential pair)
1
7.0 (VOD = 700 mV for 100 Ω termination across differential pair)
0F0
[0]
OUT0 LVDS
power-down
LVDS power-down.
[0] = 0; normal operation (default).
[0] = 1; power-down. Output driver is in a high impedance state.
0F1
[7:0]
OUT1 control
This register controls OUT1, and the bit assignments for this register are identical to Register 0x0F0.
0F2
[7:0]
OUT2 control
This register controls OUT2, and the bit assignments for this register are identical to Register 0x0F0.
0F3
[7:0]
OUT3 control
This register controls OUT3, and the bit assignments for this register are identical to Register 0x0F0.
0F4
[7:0]
OUT4 control
This register controls OUT4, and the bit assignments for this register are identical to Register 0x0F0.
0F5
[7:0]
OUT5 control
This register controls OUT5, and the bit assignments for this register are identical to Register 0x0F0.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9520-0/PCBZ | BOARD EVAL AD9520-0 |
| SRR4018-270Y | INDUCTOR POWER 27UH 0.77A 4018 |
| MLF2012E8R2K | INDUCTOR MULTILAYER 8.2UH 0805 |
| V110B48E150BL | CONVERTER MOD DC/DC 48V 150W |
| AD9515/PCBZ | BOARD EVAL CLOCK 2CH AD9515 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9522-5 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12 LVDS/24 CMOS Output Clock Generator |
| AD9522-5/PCBZ | 功能描述:BOARD EVALUATION FOR AD9522-5 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| AD9522-5BCPZ | 功能描述:IC CLOCK GEN 2.4GHZ 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS，LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應商設備封裝:32-TQFP（7x7） 包裝:帶卷 (TR) |
| AD9522-5BCPZ-REEL7 | 功能描述:IC CLOCK GEN 2.4GHZ 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS，LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應商設備封裝:32-TQFP（7x7） 包裝:帶卷 (TR) |
| AD9523 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Jitter Cleaner and Clock Generator with 14 Differential or 29 LVCMOS Outputs |
發(fā)布緊急采購，3分鐘左右您將得到回復。