Termination =" />
參數(shù)資料
型號(hào): AD9512/PCBZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 44/48頁(yè)
文件大小: 0K
描述: BOARD EVAL FOR AD9512
設(shè)計(jì)資源: AD9512 Eval Brd BOM
AD9511/12 All Layers
AD9511/12 Schematics
AD9511/12 Gerber Files
標(biāo)準(zhǔn)包裝: 1
主要目的: 計(jì)時(shí),時(shí)鐘分配
已用 IC / 零件: AD9512
已供物品:
AD9512
Rev. A | Page 5 of 48
TIMING CHARACTERISTICS
Table 3.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
LVPECL
Termination = 50 Ω to VS 2 V
Output level 3Dh (3Eh) (3Fh)<3:2> = 10b
Output Rise Time, tRP
130
180
ps
20% to 80%, measured differentially
Output Fall Time, tFP
130
180
ps
80% to 20%, measured differentially
PROPAGATION DELAY, tPECL, CLK-TO-LVPECL OUT1
Divide = Bypass
335
490
635
ps
Divide = 2 32
375
545
695
ps
Variation with Temperature
0.5
ps/°C
OUTPUT SKEW, LVPECL OUTPUTS
OUT1 to OUT0 on Same Part, tSKP2
70
100
140
ps
OUT1 to OUT2 on Same Part, tSKP2
15
45
80
ps
OUT0 to OUT2 on Same Part, tSKP2
45
65
90
Ps
All LVPECL OUT Across Multiple Parts, tSKP_AB3
275
ps
Same LVPECL OUT Across Multiple Parts, tSKP_AB3
130
ps
LVDS
Termination = 100 Ω differential
Output level 40h (41h) <2:1> = 01b
3.5 mA termination current
Output Rise Time, tRL
200
350
ps
20% to 80%, measured differentially
Output Fall Time, tFL
210
350
ps
80% to 20%, measured differentially
PROPAGATION DELAY, tLVDS, CLK-TO-LVDS OUT1
Delay off on OUT4
OUT3 to OUT4
Divide = Bypass
0.99
1.33
1.59
ns
Divide = 2 32
1.04
1.38
1.64
ns
Variation with Temperature
0.9
ps/°C
OUTPUT SKEW, LVDS OUTPUTS
Delay off on OUT4
OUT3 to OUT4 on Same Part, tSKV2
85
+270
ps
All LVDS OUTs Across Multiple Parts, tSKV_AB3
450
ps
Same LVDS OUT Across Multiple Parts, tSKV_AB3
325
ps
CMOS
B outputs are inverted; termination = open
Output Rise Time, tRC
681
865
ps
20% to 80%; CLOAD = 3 pF
Output Fall Time, tFC
646
992
ps
80% to 20%; CLOAD = 3 pF
PROPAGATION DELAY, tCMOS, CLK-TO-CMOS OUT1
Delay off on OUT4
Divide = Bypass
1.02
1.39
1.71
ns
Divide = 2 32
1.07
1.44
1.76
ns
Variation with Temperature
1
ps/°C
OUTPUT SKEW, CMOS OUTPUTS
Delay off on OUT4
OUT3 to OUT4 on Same Part, tSKC2
140
+145
+300
All CMOS OUT Across Multiple Parts, tSKC_AB3
650
ps
Same CMOS OUT Across Multiple Parts, tSKC_AB3
500
ps
LVPECL-TO-LVDS OUT
Everything the same; different logic type
Output Skew, tSKP_V
0.74
0.92
1.14
ns
LVPECL to LVDS on same part
LVPECL-TO-CMOS OUT
Everything the same; different logic type
Output Skew, tSKP_C
0.88
1.14
1.43
ns
LVPECL to CMOS on same part
LVDS-TO-CMOS OUT
Everything the same; different logic type
Output Skew, tSKV_C
158
353
506
ps
LVDS to CMOS on same part
相關(guān)PDF資料
PDF描述
IFSC1008ABER100M01 INDUCTOR POWER 10UH 0.75A SMD
AD9518-1A/PCBZ BOARD EVALUATION FOR AD9518-1A
V150C5C100B CONVERTER MOD DC/DC 5V 100W
AD9522-4/PCBZ BOARD EVAL FOR AD9522-4 CLK GEN
AD9520-0/PCBZ BOARD EVAL AD9520-0
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9512UCPZ-EP 功能描述:IC CLOCK DIST 5OUT PLL 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時(shí)鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS,LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無(wú) 頻率 - 最大:240MHz 除法器/乘法器:是/無(wú) 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP(7x7) 包裝:帶卷 (TR)
AD9512UCPZ-EP-R7 功能描述:IC CLOCK DIST 5OUT PLL 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時(shí)鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS,LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無(wú) 頻率 - 最大:240MHz 除法器/乘法器:是/無(wú) 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP(7x7) 包裝:帶卷 (TR)
AD9513 制造商:AD 制造商全稱:Analog Devices 功能描述:800 MHz Clock Distribution IC, Dividers, Delay Adjust, Three Outputs
AD9513/PCB 制造商:Analog Devices 功能描述:EVAL BD FOR AD9513 ,800 MHZ CLOCK DISTRIBUTION IC, DIVIDERS, - Bulk
AD9513/PCBZ 功能描述:BOARD EVAL FOR AD9513 RoHS:是 類別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源