- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16849 > AD9512/PCBZ (Analog Devices Inc)BOARD EVAL FOR AD9512 PDF資料下載
參數(shù)資料
| 型號： | AD9512/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 17/48頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD9512 |
| 設計資源： | AD9512 Eval Brd BOM AD9511/12 All Layers AD9511/12 Schematics AD9511/12 Gerber Files |
| 標準包裝： | 1 |
| 主要目的： | 計時，時鐘分配 |
| 已用 IC / 零件： | AD9512 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
AD9512
Rev. A | Page 24 of 48
FUNCTIONAL DESCRIPTION
OVERALL
Figure 23 shows a block diagram of the AD9512. The AD9512
accepts inputs on either of two clock inputs (CLK1 or CLK2).
This clock can be divided by any integer value from 1 to 32.
The duty cycle and relative phase of the outputs can be selected.
There are three LVPECL outputs (OUT0, OUT1, OUT2) and
two outputs that can be either LVDS or CMOS level outputs
(OUT3, OUT4). OUT4 can also make use of a variable
delay block.
The AD9512 provides clock distribution function only; there is
no clock clean-up. The jitter of the input clock signal is passed
along directly to the distribution section and can dominate at
the clock outputs.
See Figure 24 for the equivalent circuit of CLK1 and CLK2.
05287-
016
VS
CLOCK INPUT
STAGE
CLK
CLKB
5k
Ω
5k
Ω
2.5k
Ω
2.5k
Ω
Figure 24. CLK1, CLK2 Equivalent Input Circuit
FUNCTION PIN
The FUNCTION pin (Pin 12) has three functions that are
selected by the value in Register 58h<6:5>. There is an internal
30 kΩ pull-down resistor on this pin.
RESETB: 58h<6:5> = 00b (Default)
In its default mode, the FUNCTION pin acts as RESETB, which
generates an asynchronous reset or hard reset when pulled low.
The resulting reset writes the default values into the serial
control port buffer registers as well as loading them into the
chip control registers. The AD9512 immediately resumes
operation according to the default values. When the pin is taken
high again, an asynchronous sync is issued (see the SYNCB:
58h<6:5> = 01b section).
SYNCB: 58h<6:5> = 01b
The FUNCTION pin can be used to cause a synchronization
or alignment of phase among the various clock outputs.
The synchronization applies only to clock outputs that:
are not powered down
the divider is not masked (no sync = 0)
are not bypassed (bypass = 0)
SYNCB is level and rising edge sensitive. When SYNCB is low,
the set of affected outputs are held in a predetermined state,
defined by each divider’s start high bit. On a rising edge, the
dividers begin after a predefined number of fast clock cycles
(fast clock is the selected clock input, CLK1 or CLK2) as
determined by the values in the divider’s phase offset bits.
The SYNCB application of the FUNCTION pin is always active,
regardless of whether the pin is also assigned to perform reset
or power-down. When the SYNCB function is selected, the
FUNCTION pin does not act as either RESETB or PDB.
PDB: 58h<6:5> = 11b
The FUNCTION pin can also be programmed to work as an
asynchronous full power-down, PDB. Even in this full power-
down mode, there is still some residual VS current because
some on-chip references continue to operate. In PDB mode, the
FUNCTION pin is active low. The chip remains in a power-
down state until PDB is returned to logic high. The chip returns
to the settings programmed prior to the power-down.
See the Chip Power-Down or Sleep Mode—PDB section for more
details on what occurs during a PDB initiated power-down.
DSYNC AND DSYNCB PINS
The DSYNC and DSYNCB pins (Pin 1 and Pin 2) are used
when the AD9512 is used in a multichip synchronized
configuration (see the Multichip Synchronization section).
CLOCK INPUTS
Two clock inputs (CLK1, CLK2) are available for use on the
AD9512. CLK1 and CLK2 can accept inputs up to 1600 MHz.
See Figure 24 for the CLK1 and CLK2 equivalent input circuit.
The clock inputs are fully differential and self-biased. The signal
should be ac-coupled using capacitors. If a single-ended input
must be used, this can be accommodated by ac coupling to one
side of the differential input only. The other side of the input
should be bypassed to a quiet ac ground by a capacitor.
The unselected clock input (either CLK1 or CLK2) should be
powered down to eliminate any possibility of unwanted
crosstalk between the selected clock input and the unselected
clock input.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IFSC1008ABER100M01 | INDUCTOR POWER 10UH 0.75A SMD |
| AD9518-1A/PCBZ | BOARD EVALUATION FOR AD9518-1A |
| V150C5C100B | CONVERTER MOD DC/DC 5V 100W |
| AD9522-4/PCBZ | BOARD EVAL FOR AD9522-4 CLK GEN |
| AD9520-0/PCBZ | BOARD EVAL AD9520-0 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9512UCPZ-EP | 功能描述:IC CLOCK DIST 5OUT PLL 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS，LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應商設備封裝:32-TQFP（7x7） 包裝:帶卷 (TR) |
| AD9512UCPZ-EP-R7 | 功能描述:IC CLOCK DIST 5OUT PLL 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS，LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應商設備封裝:32-TQFP（7x7） 包裝:帶卷 (TR) |
| AD9513 | 制造商:AD 制造商全稱:Analog Devices 功能描述:800 MHz Clock Distribution IC, Dividers, Delay Adjust, Three Outputs |
| AD9513/PCB | 制造商:Analog Devices 功能描述:EVAL BD FOR AD9513 ,800 MHZ CLOCK DISTRIBUTION IC, DIVIDERS, - Bulk |
| AD9513/PCBZ | 功能描述:BOARD EVAL FOR AD9513 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
發(fā)布緊急采購，3分鐘左右您將得到回復。