- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16849 > AD9512/PCBZ (Analog Devices Inc)BOARD EVAL FOR AD9512 PDF資料下載
參數(shù)資料
| 型號： | AD9512/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 40/48頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD9512 |
| 設(shè)計資源： | AD9512 Eval Brd BOM AD9511/12 All Layers AD9511/12 Schematics AD9511/12 Gerber Files |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 計時，時鐘分配 |
| 已用 IC / 零件： | AD9512 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當(dāng)前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
AD9512
Rev. A | Page 45 of 48
Because of the limitations of single-ended CMOS clocking,
consider using differential outputs when driving high speed
signals over long traces. The AD9512 offers both LVPECL and
LVDS outputs, which are better suited for driving long traces
where the inherent noise immunity of differential signaling
provides superior performance for clocking converters.
LVDS CLOCK DISTRIBUTION
Low voltage differential signaling (LVDS) is a second
differential output option for the AD9512. LVDS uses a current
mode output stage with several user-selectable current levels.
The normal value (default) for this current is 3.5 mA, which
yields 350 mV output swing across a 100 Ω resistor. The LVDS
outputs meet or exceed all ANSI/TIA/EIA—644 specifications.
LVPECL CLOCK DISTRIBUTION
The low voltage, positive emitter-coupled, logic (LVPECL)
outputs of the AD9512 provide the lowest jitter clock signals
available from the AD9512. The LVPECL outputs (because they
are open emitter) require a dc termination to bias the output
transistors. A simplified equivalent circuit in Figure 27 shows
the LVPECL output stage.
A recommended termination circuit for the LVDS outputs is
shown in Figure 44.
05287-
032
3.3V
LVDS
100
Ω
DIFFERENTIAL (COUPLED)
3.3V
LVDS
100
Ω
In most applications, a standard LVPECL far-end termination is
recommended, as shown in Figure 42. The resistor network is
designed to match the transmission line impedance (50 Ω) and
the desired switching threshold (1.3 V).
Figure 44. LVDS Output Termination
05287-
030
3.3V
LVPECL
50
Ω
50
Ω
SINGLE-ENDED
(NOT COUPLED)
3.3V
LVPECL
127
Ω
127
Ω
83
Ω
83
Ω
VT = VCC – 1.3V
See Application Note AN-586 on the ADI website at
www.analog.com for more information on LVDS.
POWER AND GROUNDING CONSIDERATIONS AND
POWER SUPPLY REJECTION
Many applications seek high speed and performance under less
than ideal operating conditions. In these application circuits,
the implementation and construction of the PCB is as
important as the circuit design. Proper RF techniques must be
used for device selection, placement, and routing, as well as for
power supply bypassing and grounding to ensure optimum
performance.
Figure 42. LVPECL Far-End Termination
05287-
031
3.3V
LVPECL
DIFFERENTIAL
(COUPLED)
3.3V
LVPECL
100
Ω
0.1nF
200
Ω
200
Ω
Figure 43. LVPECL with Parallel Transmission Line
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IFSC1008ABER100M01 | INDUCTOR POWER 10UH 0.75A SMD |
| AD9518-1A/PCBZ | BOARD EVALUATION FOR AD9518-1A |
| V150C5C100B | CONVERTER MOD DC/DC 5V 100W |
| AD9522-4/PCBZ | BOARD EVAL FOR AD9522-4 CLK GEN |
| AD9520-0/PCBZ | BOARD EVAL AD9520-0 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9512UCPZ-EP | 功能描述:IC CLOCK DIST 5OUT PLL 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS，LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP（7x7） 包裝:帶卷 (TR) |
| AD9512UCPZ-EP-R7 | 功能描述:IC CLOCK DIST 5OUT PLL 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS，LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP（7x7） 包裝:帶卷 (TR) |
| AD9513 | 制造商:AD 制造商全稱:Analog Devices 功能描述:800 MHz Clock Distribution IC, Dividers, Delay Adjust, Three Outputs |
| AD9513/PCB | 制造商:Analog Devices 功能描述:EVAL BD FOR AD9513 ,800 MHZ CLOCK DISTRIBUTION IC, DIVIDERS, - Bulk |
| AD9513/PCBZ | 功能描述:BOARD EVAL FOR AD9513 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。