- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16849 > AD9512/PCBZ (Analog Devices Inc)BOARD EVAL FOR AD9512 PDF資料下載
參數(shù)資料
| 型號： | AD9512/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 26/48頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD9512 |
| 設(shè)計資源： | AD9512 Eval Brd BOM AD9511/12 All Layers AD9511/12 Schematics AD9511/12 Gerber Files |
| 標準包裝： | 1 |
| 主要目的： | 計時，時鐘分配 |
| 已用 IC / 零件： | AD9512 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
AD9512
Rev. A | Page 32 of 48
SINGLE-CHIP SYNCHRONIZATION
SYNCB—Hardware SYNC
The AD9512 clocks can be synchronized to each other at any
time. The outputs of the clocks are forced into a known state
with respect to each other and then allowed to continue
clocking from that state in synchronicity. Before a
synchronization is done, the FUNCTION Pin must be set as the
input (58h<6:5> = 01b). Synchronization is done by forcing the
FUNCTION pin low, creating a SYNCB signal and then
releasing it.
See the SYNCB: 58h<6:5> = 01b section for a more detailed
description of what happens when the SYNCB: 58h<6:5> = 01b
signal is issued.
Soft SYNC—Register 58h<2>
A soft SYNC can be issued by means of a bit in
Register 58h<2>. This soft SYNC works the same as the
SYNCB, except that the polarity is reversed. A 1 written to this
bit forces the clock outputs into a known state with respect to
each other. When a 0 is subsequently written to this bit, the
clock outputs continue clocking from that state in
synchronicity.
MULTICHIP SYNCHRONIZATION
The AD9512 provides a means of synchronizing two or more
AD9512s. This is not an active synchronization; it requires user
monitoring and action. The arrangement of two AD9512s to be
synchronized is shown in Figure 29.
Synchronization of two or more AD9512s requires a fast clock
and a slow clock. The fast clock can be up to 1 GHz and can be
the clock driving the master AD9512 CLK1 input or one of the
outputs of the master. The fast clock acts as the input to the
distribution section of the slave AD9512 and is connected to its
CLK1 input.
The slow clock is the clock that is synchronized across the two
chips. This clock must be no faster than one-fourth of the fast
clock, and no greater than 250 MHz. The slow clock is taken
from one of the outputs of the master AD9512 and acts as a
DSYNC input to the slave AD9512. One of the outputs of the
slave must provide this same frequency back to the DSYNCB
input of the slave.
Multichip synchronization is enabled by writing to
Register 58h<0> = 1b on the slave AD9512. When this bit
is set, the STATUS pin becomes the output for the SYNC
signal. A low signal indicates an in-sync condition, and
a high indicates an out-of-sync condition.
Register 58h<1> selects the number of fast clock cycles that are
the maximum separation of the slow clock edges that are
considered synchronized. When 58h<1> = 0b (default), the
slow clock edges must be coincident within 1 to 1.5 high speed
clock cycles. If the coincidence of the slow clock edges is closer
than this amount, the SYNC flag stays low. If the coincidence of
the slow clock edges is greater than this amount, the SYNC flag
is set high. When Register 58h<1> = 1b, the amount of
coincidence required is 0.5 fast clock cycles to 1 fast clock
cycles.
Whenever the SYNC flag is set (high), indicating an out-of-sync
condition, a SYNCB signal applied simultaneously at the
FUNCTION pins of both AD9512s brings the slow clocks into
synchronization.
05287-
093
AD9512
MASTER
FAST CLOCK
<1GHz
SLOW CLOCK
<250MHz
AD9512
SLAVE
FAST CLOCK
<1GHz
SLOW
CLOCK
<250MHz
SYNC
DETECT
DSYNC
DSYNCB
OUTY
OUTM
OUTN
FSYNC
SYNCSTATUS
FUNCTION
(SYNCB)
FUNCTION
(SYNCB)
SYNCB
CLK1
Figure 29. Multichip Synchronization
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IFSC1008ABER100M01 | INDUCTOR POWER 10UH 0.75A SMD |
| AD9518-1A/PCBZ | BOARD EVALUATION FOR AD9518-1A |
| V150C5C100B | CONVERTER MOD DC/DC 5V 100W |
| AD9522-4/PCBZ | BOARD EVAL FOR AD9522-4 CLK GEN |
| AD9520-0/PCBZ | BOARD EVAL AD9520-0 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9512UCPZ-EP | 功能描述:IC CLOCK DIST 5OUT PLL 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS，LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP（7x7） 包裝:帶卷 (TR) |
| AD9512UCPZ-EP-R7 | 功能描述:IC CLOCK DIST 5OUT PLL 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS，LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP（7x7） 包裝:帶卷 (TR) |
| AD9513 | 制造商:AD 制造商全稱:Analog Devices 功能描述:800 MHz Clock Distribution IC, Dividers, Delay Adjust, Three Outputs |
| AD9513/PCB | 制造商:Analog Devices 功能描述:EVAL BD FOR AD9513 ,800 MHZ CLOCK DISTRIBUTION IC, DIVIDERS, - Bulk |
| AD9513/PCBZ | 功能描述:BOARD EVAL FOR AD9513 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。