參數(shù)資料
型號(hào)： AD9272BSVZRL-65
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 35/44頁(yè)
文件大?。?/td> 0K
描述： IC ADC ASD OCTAL 65MSPS 100-TQFP
設(shè)計(jì)資源： Powering AD9272 with ADP5020 Switching Regulator PMU for Increased Efficiency (CN0135)
標(biāo)準(zhǔn)包裝： 1,000
類(lèi)型： AAF，ADC，交叉點(diǎn)開(kāi)關(guān)，LNA，VGA
分辨率（位）： 12 b
采樣率（每秒）： 65M
數(shù)據(jù)接口： 串行
電壓電源： 模擬和數(shù)字
電源電壓： 1.8V，3V
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 100-TQFP 裸露焊盤(pán)
供應(yīng)商設(shè)備封裝： 100-TQFP-EP（14x14）
包裝： 帶卷 (TR)
配用： AD9272-65EBZ-ND - BOARD EVAL AD9272
AD9272
Rev. C | Page 40 of 44
MEMORY MAP
READING THE MEMORY MAP TABLE
Each row in the memory map table has eight address locations.
The memory map is roughly divided into three sections: the
chip configuration register map (Address 0x00 to Address 0x02),
the device index and transfer register map (Address 0x04 to
Address 0xFF), and the ADC functions register map (Address
0x08 to Address 0x2D).
The leftmost column of the memory map indicates the register
address number, and the default value is shown in the second
rightmost column. The Bit 7 (MSB) column is the start of the
default hexadecimal value given. For example, Address 0x09,
the clock register, has a default value of 0x01, meaning that Bit 7
= 0, Bit 6 = 0, Bit 5 = 0, Bit 4 = 0, Bit 3 = 0, Bit 2 = 0, Bit 1 = 0,
and Bit 0 = 1, or 0000 0001 in binary. This setting is the default
for the duty cycle stabilizer in the on condition. When a 0 is
written to Bit 0 of this address followed by an 0x01 to the SW
transfer bit in Register 0xFF, the duty cycle stabilizer turns off. It
is important to follow each writing sequence with a write to the
SW transfer bit to update the SPI registers.
Caution
All registers except Register 0x00, Register 0x02, Register 0x04,
Register 0x05, and Register 0xFF are buffered with a master
slave latch and require writing to the transfer bit. For more
information on this and other functions, consult the AN-877
Application Note, Interfacing to High Speed ADCs via SPI.
RESERVED LOCATIONS
Undefined memory locations should not be written to except
when writing the default values suggested in this data sheet.
Addresses that have values marked as 0 should be considered
reserved and have a 0 written into their registers during power-up.
DEFAULT VALUES
After a reset, critical registers are automatically loaded with
default values. These values are indicated in Table 17, where an
X refers to an undefined feature.
LOGIC LEVELS
An explanation of various registers follows: “bit is set” is
synonymous with “bit is set to Logic 1” or “writing Logic 1 for
the bit.” Similarly, “clear a bit” is synonymous with “bit is set to
Logic 0” or “writing Logic 0 for the bit.”
相關(guān)PDF資料
PDF描述
LTC6905CS5#TRM IC OSC SILICON 170MHZ TSOT23-5
AD7874BRZ IC DAS 12BIT 4CH LC2MOS 28-SOIC
V28A15M200BG3 CONVERTER MOD DC/DC 15V 200W
LTC6908CDCB-2#TRPBF IC OSC SILICON 10MHZ 6-DFN
LTC6908CDCB-1#TRPBF IC OSC SILICON 10MHZ 6-DFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9272BSVZRL-651 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal LNA/VGA/AAF/ADC and Crosspoint Switch
AD9272BSVZRL-80 功能描述:IC ADC ASD OCTAL 80MSPS 100-TQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類(lèi)型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤(pán)
AD9272BSVZRL-801 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal LNA/VGA/AAF/ADC and Crosspoint Switch
AD9273 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal LNA/VGA/AAF/ADC and Crosspoint Switch
AD9273_08 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal LNA/VGA/AAF/ADC and Crosspoint Switch
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*