參數資料
| 型號： | AD9146BCPZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 44/56頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 16BIT SRL DUAL 48LFCSP |
| 標準包裝： | 2,500 |
| 系列： | TxDAC+® |
| 設置時間： | 20ns |
| 位數： | 16 |
| 數據接口： | 串行 |
| 轉換器數目： | 2 |
| 電壓電源： | 模擬和數字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-WFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 48-LFCSP-WQ（7x7） |
| 包裝： | 帶卷 (TR) |
| 輸出數目和類型： | 2 電流，單極 |
| 采樣率（每秒）： | 1.23G |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
Data Sheet
AD9146
Rev. A | Page 49 of 56
INTERRUPT REQUEST OPERATION
The AD9146 provides an interrupt request output signal on
Pin 34 (IRQ) that can be used to notify an external host processor
of significant device events. Upon assertion of the interrupt, the
device should be queried to determine the precise event that
occurred. The IRQ pin is an open-drain, active low output. Pull
the IRQ pin high external to the device. This pin can be tied to
the interrupt pins of other devices with open-drain outputs to
wire-OR these pins together.
The event flags provide visibility into the device. These flags
are located in the two event flag registers, Register 0x06 and
Register 0x07. The behavior of each event flag is independently
selected in the interrupt enable registers, Register 0x04 and
Register 0x05. When the flag interrupt enable is active, the
event flag latches and triggers an external interrupt. When the
flag interrupt is disabled, the event flag monitors the source
signal, but the IRQ pin remains inactive.
Figure 68 shows the IRQ-related circuitry and how the event
flag signals propagate to the IRQ output. The INTERRUPT_
ENABLE signal represents one bit from the interrupt enable
register. The EVENT_FLAG_SOURCE signal represents one bit
from the event flag register. The EVENT_ FLAG_SOURCE
signal represents one of the device signals that can be monitored,
such as the PLL_LOCKED signal from the PLL phase detector
or the FIFO_WARNING_1 signal from the FIFO controller.
When an interrupt enable bit is set high, the corresponding event
flag bit reflects a positively tripped version of the EVENT_FLAG_
SOURCE signal; that is, the event flag bit is latched on the rising
edge of the EVENT_FLAG_SOURCE signal. This signal also
asserts the external IRQ pin.
When an interrupt enable bit is set low, the event flag bit reflects
the current status of the EVENT_FLAG_SOURCE signal, and
the event flag has no effect on the external IRQ pin.
The latched version of an event flag (the INTERRUPT_SOURCE
signal) can be cleared in two ways. The recommended way is by
writing 1 to the corresponding event flag bit. A hardware or soft-
ware reset also clears the INTERRUPT_SOURCE signal.
INTERRUPT SERVICE ROUTINE
Interrupt request management starts by selecting the set of
event flags that require host intervention or monitoring. The
events that require host action should be enabled so that the
host is notified when they occur. For events requiring host
intervention upon IRQ activation, run the following routine
to clear an interrupt request:
1. Read the status of the event flag bits that are being
monitored.
2. Set the interrupt enable bit low so that the unlatched
EVENT_FLAG_SOURCE signal can be monitored directly.
3. Perform any actions that may be required to clear the
EVENT_FLAG_SOURCE. In many cases, no specific
actions may be required.
4. Read the event flag to verify that the actions taken have
cleared the EVENT_FLAG_SOURCE.
5. Clear the interrupt by writing 1 to the event flag bit.
6. Set the interrupt enable bits of the events to be monitored.
Note that some EVENT_FLAG_SOURCE signals are latched
signals. These signals are cleared by writing to the correspond-
ing event flag bit. For more information about each event flag,
see Register 0x06 and Register 0x07 in Table 11.
INTERRUPT_ENABLE
EVENT_FLAG_SOURCE
DEVICE_RESET
EVENT_FLAG
INTERRUPT_
SOURCE
1
0
OTHER
INTERRUPT
SOURCES
IRQ
WRITE_1_TO_EVENT_FLAG
09691-
074
Figure 68. Simplified Schematic of IRQ Circuitry
相關PDF資料 |
PDF描述 |
|---|---|
| AD9267BCPZ | IC MOD SIGMA-DELTA DUAL 64LFCSP |
| AD9272BSVZRL-80 | IC ADC ASD OCTAL 80MSPS 100-TQFP |
| AD9273BBCZ-50 | IC ADCASD OCTAL 25MSPS 144CSPBGA |
| AD9276BSVZ | IC ADC 12BIT LNA/VGA/AAF 100TQFP |
| AD9277BSVZ | IC ADC 14BIT LNA/VGA/AAF 100TQFP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9146-EBZ | 制造商:Analog Devices 功能描述:16 BIT DUAL SIGNAL PROC DAC EB - Boxed Product (Development Kits) |
| AD9146-M5375-EBZ | 功能描述:BOARD EVAL FOR AD9146 DAC RoHS:是 類別:編程器，開發(fā)系統 >> 評估板 - 數模轉換器 (DAC) 系列:TxDAC+® 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數量:4 位數:12 采樣率（每秒）:- 數據接口:串行，SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| AD9148 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad 16-Bit,1 GSPS, TxDAC+ Digital-to-Analog Converter |
| AD9148ARUZ | 制造商:Analog Devices 功能描述:- Rail/Tube |
| AD9148BBCZ | 功能描述:IC DAC 16BIT QD 1GSPS 196CSPBGA RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數模轉換器 系列:TxDAC+® 標準包裝:1 系列:- 設置時間:4.5µs 位數:12 數據接口:串行，SPI? 轉換器數目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
發(fā)布緊急采購，3分鐘左右您將得到回復。