- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1893 > AD9146BCPZRL (Analog Devices Inc)IC DAC 16BIT SRL DUAL 48LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9146BCPZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 42/56頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 16BIT SRL DUAL 48LFCSP |
| 標準包裝： | 2,500 |
| 系列： | TxDAC+® |
| 設(shè)置時間： | 20ns |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-WFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 48-LFCSP-WQ（7x7） |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 2 電流，單極 |
| 采樣率（每秒）： | 1.23G |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
Data Sheet
AD9146
Rev. A | Page 47 of 56
Reset the FIFO by strobing the FRAME signal high for two
complete DCI periods. Resetting the FIFO ensures that the
correct data is being read from the FIFO of each of the devices
simultaneously.
This completes the synchronization procedure; all devices should
now be synchronized.
To ensure that each DAC is updated with the correct data on
the same CLK edge, two timing relationships must be met on
each DAC.
DCIP/DCIN and D[7:0]P/D[7:0]N must meet the setup
and hold times with respect to the rising edge of DACCLK.
REFCLK must also meet the setup and hold times with
respect to the rising edge of DACCLK.
When these conditions are met, the outputs of the DACs are
updated within one DAC clock cycle of each other. The timing
requirements of the input signals are shown in Figure 65.
DACCLKP(1)/
DACCLKN(1)
DACCLKP(2)/
DACCLKN(2)
REFCLKP(2)/
REFCLKN(2)
DCIP(2)/
DCIN(2)
FRAMEP(2)/
FRAMEN(2)
tSKEW
tSUSYNC
tSDCI
tHDCI
tHSYNC
09
69
1-
0
72
Figure 65. Data Rate Synchronization Signal Timing Requirements,
2× Interpolation
Figure 65 shows the synchronization signal timing with 2×
interpolation; therefore, fDCI = × fCLK. The REFCLK input is
shown to be equal to the data rate. The maximum frequency at
which the device can be resynchronized in data rate mode can
be expressed as
fSYNC_I = fDATA/2N
where N is any non-negative integer.
Generally, for values of N greater than or equal to 3, select the
FIFO rate synchronization mode.
When synchronization is used in data rate mode, the timing
constraint between the DCI and DACCLK must be met accord-
ing to Table 24. In data rate mode, the allowed phase drift between
the DCI and DACCLK is limited to one DCI period. The DCI to
DACCLK timing restriction is required to prevent corruption of
the data transfer when the FIFO is constantly reset. The required
timing between the DCI and DACCLK is shown in Figure 66.
DCI
DACCLK/
REFCLK
tDATA
tHDCI
tSDCI
DATA VALID
WINDOW
tHDCI
tSDCI
0
96
91
-0
43
Figure 66. Timing Diagram for Input Data Port (Data Rate Mode)
Table 24. DCI to DACCLK Setup and Hold Times
DCI Delay
Register 0x16,
Bits[1:0]
Minimum Setup
Time, tSDCI (ns)
Minimum Hold
Time, tHDCI (ns)
Sampling
Interval (ns)
00
0.07
0.82
0.75
01
0.24
1.13
0.89
10
0.39
1.40
1.01
11
0.49
1.55
1.06
FIFO RATE MODE SYNCHRONIZATION
Sourcing the DAC Sampling Clock section outlines the steps
required to synchronize multiple devices in FIFO rate mode.
The procedure assumes that the DACCLK and REFCLK signals
are applied to all the devices. The procedure must be carried out
on each individual device.
Procedure for FIFO Rate Synchronization When Directly
Sourcing the DAC Sampling Clock
Configure the AD9146 for FIFO rate, periodic synchronization
by writing 0x88 to the sync control register (Register 0x10). Addi-
tional synchronization options are available (see the Additional
Read the sync locked bit (Register 0x12, Bit 6) to verify that
the device is back-end synchronized. A high level on this bit
indicates that the clocks are running with a constant and known
phase relative to the synchronization signal.
Reset the FIFO by strobing the FRAME signal high for two complete
DCI periods. Resetting the FIFO ensures that the correct data is
being read from the FIFO of each of the devices simultaneously.
This completes the synchronization procedure; all devices should
now be synchronized.
To ensure that each DAC is updated with the correct data on the
same CLK edge, two timing relationships must be met on each DAC.
DCIP/DCIN and D[7:0]P/D[7:0]N must meet the setup
and hold times with respect to the rising edge of DACCLK.
REFCLK must also meet the setup and hold times with
respect to the rising edge of DACCLK.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9267BCPZ | IC MOD SIGMA-DELTA DUAL 64LFCSP |
| AD9272BSVZRL-80 | IC ADC ASD OCTAL 80MSPS 100-TQFP |
| AD9273BBCZ-50 | IC ADCASD OCTAL 25MSPS 144CSPBGA |
| AD9276BSVZ | IC ADC 12BIT LNA/VGA/AAF 100TQFP |
| AD9277BSVZ | IC ADC 14BIT LNA/VGA/AAF 100TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9146-EBZ | 制造商:Analog Devices 功能描述:16 BIT DUAL SIGNAL PROC DAC EB - Boxed Product (Development Kits) |
| AD9146-M5375-EBZ | 功能描述:BOARD EVAL FOR AD9146 DAC RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:TxDAC+® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| AD9148 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad 16-Bit,1 GSPS, TxDAC+ Digital-to-Analog Converter |
| AD9148ARUZ | 制造商:Analog Devices 功能描述:- Rail/Tube |
| AD9148BBCZ | 功能描述:IC DAC 16BIT QD 1GSPS 196CSPBGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC+® 標準包裝:1 系列:- 設(shè)置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。