- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1980 > AD73322LARUZ-REEL (Analog Devices Inc)IC PROCESSOR FRONTEND DL 28TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD73322LARUZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 9/43頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PROCESSOR FRONTEND DL 28TSSOP |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 位數(shù)： | 16 |
| 通道數(shù)： | 4 |
| 功率（瓦特）： | 73mW |
| 電壓 - 電源，模擬： | 2.7 V ~ 5.5 V |
| 電壓 - 電源，數(shù)字： | 2.7 V ~ 5.5 V |
| 封裝/外殼： | 28-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 28-TSSOP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
AD73322
–17–
REV. B
MCLK
DIVIDER
MCLK
EXTERNAL
SE
RESET
SDIFS
SDI
SERIAL PORT 1
(SPORT 1)
SERIAL REGISTER 1
SCLK
DIVIDER
SCLK
CONTROL
REGISTER
1B
CONTROL
REGISTER
1C
CONTROL
REGISTER
1D
CONTROL
REGISTER
1E
CONTROL
REGISTER
1A
CONTROL
REGISTER
1G
CONTROL
REGISTER
1F
CONTROL
REGISTER
1H
3
8
16
8
2
DMCLK INTERNAL
MCLK
DIVIDER
MCLK
EXTERNAL
SE
RESET
SDIFS2
SDI2
SERIAL PORT 2
(SPORT 2)
SERIAL REGISTER 2
SCLK
DIVIDER
CONTROL
REGISTER
2B
CONTROL
REGISTER
2C
CONTROL
REGISTER
2D
CONTROL
REGISTER
2E
CONTROL
REGISTER
2A
CONTROL
REGISTER
2G
CONTROL
REGISTER
2F
CONTROL
REGISTER
2H
3
8
16
8
2
DMCLK INTERNAL
SDOFS
SDO
SDOFS1
SDO1
Figure 14. SPORT Block Diagram
Differential Output Amplifiers
The decoder has a differential analog output pair (VOUTP and
VOUTN). The output channel can be muted by setting the
MUTE bit (CRD:7) in Control Register D. The output signal is
dc-biased to the codec’s on-chip voltage reference.
Voltage Reference
The AD73322 reference, REFCAP, is a bandgap reference that
provides a low noise, temperature-compensated reference to the
DAC and ADC. A buffered version of the reference is also made
available on the REFOUT pin and can be used to bias other
external analog circuitry. The reference has a default nominal
value of 1.2 V, but can be set to a nominal value of 2.4 V by
setting the 5VEN bit (CRC:7) of CRC. The 5 V mode is gener-
ally only usable when AVDD = 5 V.
INVERTING
OP AMPS
ANALOG
LOOP-BACK
SELECT
INVERT
SINGLE-
ENDED
ENABLE
GAIN
1
+6/–15dB
PGA
CONTINUOUS
TIME
LOW-PASS
FILTER
VREF
VINN1
VINP1
VFBP1
VOUTP1
VOUTN1
REFCAP
REFOUT
REFERENCE
AD73322
VREF
VFBN1
ANALOG GAIN
TAP
0/38dB
PGA
Figure 13. Analog Input/Output Section
The reference output (REFOUT) can be enabled for biasing
external circuitry by setting the RU bit (CRC:6) of CRC.
Analog and Digital Gain Taps
The AD73322 features analog and digital feedback paths be-
tween input and output. The amount of feedback is determined
by the gain setting which is programmed in the control registers.
This feature can typically be used for balancing the effective
impedance between input and output when used in Subscriber
Line Interface Circuit (SLIC) interfacing.
Analog Gain Tap
The analog gain tap is configured as a programmable differential
amplifier whose input is taken from the ADC’s input signal path.
The output of the analog gain tap is summed with the output of
the DAC. The gain is programmable using Control Register F
(CRF:0-4) to achieve a gain of –1 to +1 in 32 steps with muting
being achieved through a separate control setting (Control Regis-
ter F Bit 7). The gain increment per step is 0.0625. The AGT is
enabled by powering-up the AGT control bit in the power con-
trol register (CRC:1). When this bit is set (=1) CRF becomes an
AGT control register with CRF:0-4 holding the AGT coeffi-
cient, CRF:5 becomes an AGT enable and CRF:7 becomes an
AGT mute control bit. Control bit CRF:5 connects/disconnects
the AGT output to the summer block at the output of the DAC
section while control bit CRF:7 overrides the gain tap setting
with a mute, (zero gain) setting. Table VI shows the gain versus
digital setting for the AGT.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD73322LYRZ | IC ANALOG FRONT END DUAL 28-SOIC |
| AD73360ARZ | IC PROCESSOR FRONTEND 6CH 28SOIC |
| AD7352YRUZ-500RL7 | IC ADC DUAL 12BIT 3MSPS 16TSSOP |
| AD7356YRUZ-500RL7 | IC ADC DUAL 12BIT 5MSPS 16TSSOP |
| AD7357YRUZ | IC ADC DUAL14BIT 4.2MSPS 16TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD73322LARZ | 功能描述:IC ANALOG FRONT END DUAL 28-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR) |
| AD73322LARZ-REEL | 制造商:Analog Devices 功能描述:DUAL-CHANNEL, 3 V FRONT-END PROCESSOR FOR GENERAL PURPOSE - Tape and Reel |
| AD73322LAST | 制造商:Rochester Electronics LLC 功能描述:SPEECH AND TELEPHONY CODEC I.C. - Tape and Reel 制造商:Analog Devices 功能描述: |
| AD73322LAST-REEL | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 2DAC 16-Bit 44-Pin LQFP T/R 制造商:Rochester Electronics LLC 功能描述:SPEECH AND TELEPHONY CODEC I.C. - Tape and Reel |
| AD73322LASTZ | 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。