參數(shù)資料
型號： AD73322LARUZ-REEL
廠商： Analog Devices Inc
文件頁數(shù)： 11/43頁
文件大?。?/td> 0K
描述： IC PROCESSOR FRONTEND DL 28TSSOP
標準包裝： 2,500
位數(shù)： 16
通道數(shù)： 4
功率（瓦特）： 73mW
電壓 - 電源，模擬： 2.7 V ~ 5.5 V
電壓 - 電源，數(shù)字： 2.7 V ~ 5.5 V
封裝/外殼： 28-TSSOP（0.173"，4.40mm 寬）
供應(yīng)商設(shè)備封裝： 28-TSSOP
包裝： 帶卷 (TR)
AD73322
–19–
REV. B
The SPORT can work at four different serial clock (SCLK)
rates: chosen from DMCLK, DMCLK/2, DMCLK/4 or
DMCLK/8, where DMCLK is the internal or device master
clock resulting from the external or pin master clock being
divided by the master clock divider.
SPORT Register Maps
There are two register banks for each codec in the AD73322:
the control register bank and the data register bank. The con-
trol register bank consists of eight read/write registers, each
eight bits wide. Table XII shows the control register map for
the AD73322. The first two control registers, CRA and CRB,
are reserved for controlling the SPORT. They hold settings for
parameters such as serial clock rate, internal master clock rate,
sample rate and device count. As both codecs are internally
cascaded, registers CRA and CRB on each codec must be pro-
grammed with the same setting to ensure correct operation (this
is shown in the programming examples). The other five regis-
ters; CRC through CRH are used to hold control settings for
the ADC, DAC, Reference, Power Control and Gain Tap
sections of the device. It is not necessary that the contents of
CRC through CRH on each codec be similar. Control regis-
ters are written to on the negative edge of SCLK. The data
register bank consists of two 16-bit registers that are the DAC
and ADC registers.
Master Clock Divider
The AD73322 features a programmable master clock divider
that allows the user to reduce an externally available master
clock, at pin MCLK, by one of the ratios 1, 2, 3, 4 or 5 to pro-
duce an internal master clock signal (DMCLK) that is used to
calculate the sampling and serial clock rates. The master clock
divider is programmable by setting CRB:4-6. Table VIII shows
the division ratio corresponding to the various bit settings. The
default divider ratio is divide-by-one.
Table VIII. DMCLK (Internal) Rate Divider Settings
MCD2
MCD1
MCD0
DMCLK Rate
0
MCLK
0
1
MCLK/2
0
1
0
MCLK/3
0
1
MCLK/4
1
0
MCLK/5
1
0
1
MCLK
1
0
MCLK
1
MCLK
Serial Clock Rate Divider
The AD73322 features a programmable serial clock divider that
allows users to match the serial clock (SCLK) rate of the data to
that of the DSP engine or host processor. The maximum SCLK
rate available is DMCLK and the other available rates are:
DMCLK/2, DMCLK/4 and DMCLK/8. The slowest rate
(DMCLK/8) is the default SCLK rate. The serial clock divider
is programmable by setting bits CRB:2–3. Table IX shows the
serial clock rate corresponding to the various bit settings.
Table IX. SCLK Rate Divider Settings
SCD1
SCD0
SCLK Rate
0
DMCLK/8
0
1
DMCLK/4
1
0
DMCLK/2
1
DMCLK
Sample Rate Divider
The AD73322 features a programmable sample rate divider that
allows users flexibility in matching the codec’s ADC and DAC
sample rates (decimation/interpolation rates)to the needs of the
DSP software. The maximum sample rate available is DMCLK/
256, which offers the lowest conversion group delay, while the
other available rates are: DMCLK/512, DMCLK/1024 and
DMCLK/2048. The slowest rate (DMCLK/2048) is the default
sample rate. The sample rate divider is programmable by set-
ting bits CRB:0-1. Table X shows the sample rate correspond-
ing to the various bit settings.
Table X. Sample Rate Divider Settings
DIR1
DIR0
SCLK Rate
0
DMCLK/2048
0
1
DMCLK/1024
1
0
DMCLK/512
1
DMCLK/256
DAC Advance Register
The loading of the DAC is internally synchronized with the
unloading of the ADC data in each sampling interval. The de-
fault DAC load event happens one SCLK cycle before the
SDOFS flag is raised by the ADC data being ready. However,
this DAC load position can be advanced before this time by
modifying the contents of the DAC advance field in Control
Register E (CRE:0–4). The field is five bits wide, allowing 31
increments of weight 1/(FS × 32); see Table XI. The sample rate
FS is dependent on the setting of both the MCLK divider and
the Sample Rate divider; see Tables VIII and X. In certain cir-
cumstances this DAC update adjustment can reduce the group
delay when the ADC and DAC are used to process data in
series. Appendix C details how the DAC advance feature can be
used.
NOTE: The DAC advance register should not be changed while
the DAC section is powered up.
Table XI. DAC Timing Control
DA4
DA3
DA2
DA1
DA0
Time Advance
0
000 s
0
1
1/(FS × 32) s
0
1
0
2/(FS × 32) s
—
———
1
0
30/(FS × 32) s
1
31/(FS × 32) s
相關(guān)PDF資料
PDF描述
AD73322LYRZ IC ANALOG FRONT END DUAL 28-SOIC
AD73360ARZ IC PROCESSOR FRONTEND 6CH 28SOIC
AD7352YRUZ-500RL7 IC ADC DUAL 12BIT 3MSPS 16TSSOP
AD7356YRUZ-500RL7 IC ADC DUAL 12BIT 5MSPS 16TSSOP
AD7357YRUZ IC ADC DUAL14BIT 4.2MSPS 16TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD73322LARZ 功能描述:IC ANALOG FRONT END DUAL 28-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR)
AD73322LARZ-REEL 制造商:Analog Devices 功能描述:DUAL-CHANNEL, 3 V FRONT-END PROCESSOR FOR GENERAL PURPOSE - Tape and Reel
AD73322LAST 制造商:Rochester Electronics LLC 功能描述:SPEECH AND TELEPHONY CODEC I.C. - Tape and Reel 制造商:Analog Devices 功能描述:
AD73322LAST-REEL 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 2DAC 16-Bit 44-Pin LQFP T/R 制造商:Rochester Electronics LLC 功能描述:SPEECH AND TELEPHONY CODEC I.C. - Tape and Reel
AD73322LASTZ 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*