- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375235 > AD6652BC (Analog Devices, Inc.) 12-Bit, 65 MSPS IF to Baseband Diversity Receiver PDF資料下載
參數(shù)資料
| 型號： | AD6652BC |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 12-Bit, 65 MSPS IF to Baseband Diversity Receiver |
| 中文描述： | 12位，65 MSPS的IF到基帶分集接收機 |
| 文件頁數(shù)： | 68/76頁 |
| 文件大小： | 1839K |
| 代理商： | AD6652BC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁當(dāng)前第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
AD6652
Address
1E
Rev. 0 | Page 68 of 76
Bit Width
3
Comments
1:
0:
2–1:
0:
Register
Port Clock Control
Channel data interleaved
1:
2-channel mode/separate AB
0:
4-channel mode/AB same port
AGC_CH select
1:
Data comes from AGCs
0:
Data comes from channels
PCLK divisor
PCLK master/slave
2
0:
Slave
1:
Master
1
Set the LHB A and/or LHB B enable bits to logic low only when the entire block functions
shut down.
2
PCLK boots as a slave.
0x0E: AGC A Loop Gain
This 8-bit register defines the open loop gain K. Its value can be
set from 0 to 0.996 in steps of 0.0039. This value of K is updated
in the AGC loop each time the AGC is initialized.
0x0F: AGC A Pole Location
This 8-bit register defines the open loop filter pole location P. Its
0 to 0.996 in steps of 0.0039. This value of
value can be set from
P is updated in the AGC loop each time the AGC is initialized.
This open loop pole location directly impacts the closed loop
pole locations. See the Automatic Gain Control section.
0x10: AGC A Average Samples
This 6-bit register contains the scale used for the CIC filter and
the number of power samples to be averaged before being fed t
the CIC filter.
functions) are to be
o
umber of samples to be averaged before
IC decimating filter. This number can be
they are sent to the C
set between 1 and 4 with 00 meaning one sample and 11 m
ing four samples.
0x11: AGC A Update Decimation
This 12-bit register sets the AGC decimation ratio from 1 t
4096. Set an appropriate scaling factor to avoid loss of bits.
0x12: AGC B Control Register
Bits 7–5 define the o
ean-
o
utput word length of the AGC. The output
word can be 4 to 8, 10, 12, or 16 bits wide. The control register
bit representation to obtain different output word lengths is
given in Table 29.
Bit 4 of this register sets the mode of operation for the AGC.
When this bit is 0, the AGC tracks to maintain the output signal
level; when this bit is 1, the AGC tracks to maintain a constant
clipping error. See the Automatic Gain Control section for
details about these two modes.
Bits 3–1 are used to configure the synchronization of the AGC.
The CIC decimator filter in the AGC can be indirectly
synchronized to an externally generated signal. When synchro-
nized, the AGC outputs an update sample for the AGC error
calculation and filtering. This way, the AGC gain changes can be
synchronized to a Rake receiver or other external block.
Note: The hold-off counter of AGC B shares the pin sync
assigned to DDC processing Channel 2. There
fore, if the user
intends to use the AGC B’s hold-off counter, the user must
attach the external sync signal to the pin sync that will be
assigned to DDC Channel 2. The hold-off counter must be
programmed with a 16-bit number that corresponds to the
desired delay before a new CIC decimated value is updated.
Writing a logic high to the proper pin sync pin triggers the AGC
hold-off counter with a retriggerable one-shot pulse every time
the pin is written high.
Bit 3 is the sync now bit. If the user chooses not to use pin sync
signals, the user can use the
Sync Now
command by program-
ming this bit high. This performs an immediate start of
decimation for a new update sample and initializes the AGC, if
Bit 2 is set. This bit has a one-shot characteristic and does
need to be reset in order to respond to a new logic high being
written to it. Use of the sync now bit bypasses the AGC hold-off
counters; therefore, the name
Sync Now
.
not
lize on
gain K, and pole parameter P
are loaded. When Bit 2 = 0, the above-mentioned parameters are
not updated and the CIC filter is not cleared. In both cases, an
AGC update sample is output from the CIC filter and the
decimator starts operating towards the next output sample
whenever a
Sync Now
occurs.
Bit 1 is used to ignore repetitive Pin_Sync signals. In some
applications, the synchronization signal might occur periodi-
cally. If this bit is clear, each Pin_Sync resynchronizes the AGC.
(LHB signal interleaving, LHB filtering, and AGC
Bits 5–2 define the scale used for the CIC filter.
Bits 1–0 define the n
Bit 2 is used to determine whether the AGC should initia
a
Sync Now
or not. When this bit is set, the CIC filter is cleared
and new values for CIC decimation, number of averaging
samples, CIC scale, signal gain Gs,
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD6652PCB | 12-Bit, 65 MSPS IF to Baseband Diversity Receiver |
| AD6816 | Interface For ATM User-Network Interface IC to Category #5 Unshielded Twisted Pair (UTP) system or a fiber optic system.(ATM用戶網(wǎng)絡(luò)接口與#5類非屏蔽雙絞線系統(tǒng)或其他光纖系統(tǒng)的接口芯片) |
| AD693(中文) | Loop-Powered 4-20 mA Sensor Transmitter(環(huán)路供電,4-20mA傳感器變送器) |
| AD7010ARS | MIL-spec connector accessory |
| AD7010 | CMOS JDC DQPSK Baseband Transmit Port(CMOS 基帶傳輸口) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD6652BC/PCB | 制造商:Analog Devices 功能描述:Evaluation Board With AD6652 And Software |
| AD6652BC/PCBZ | 制造商:Analog Devices 功能描述:DUAL CHANNEL ADC WITH QUAD CHA 制造商:Analog Devices 功能描述:DUAL CHANNEL ADC WITH QUAD CHANNEL RSP - Bulk |
| AD6652PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 65 MSPS IF to Baseband Diversity Receiver |
| AD6652XBC | 制造商:Analog Devices 功能描述:- Bulk |
| AD6653 | 制造商:AD 制造商全稱:Analog Devices 功能描述:IF Diversity Receiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。