- 您現(xiàn)在的位置：買賣IC網 > PDF目錄375235 > AD6652BC (Analog Devices, Inc.) 12-Bit, 65 MSPS IF to Baseband Diversity Receiver PDF資料下載
參數(shù)資料
| 型號： | AD6652BC |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 12-Bit, 65 MSPS IF to Baseband Diversity Receiver |
| 中文描述： | 12位，65 MSPS的IF到基帶分集接收機 |
| 文件頁數(shù)： | 45/76頁 |
| 文件大?。?/td> | 1839K |
| 代理商： | AD6652BC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁當前第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
AD6652
USER-CONFIGURABLE BUILT-IN SELF-TE
The AD6652 includes two built-in test features to test the
integrity of each channel. The first is a RAM BIST (built-in
test), w
random access memory within the AD6652. The second is
channel BIST, which is designed to test the integrity of the m
signal paths of the AD6652. The BIST functions are independ-
ent of each other and can be operated simultaneously.
Rev. 0 | Page 45 of 76
ST (BIST)
self-
hich is intended to test the integrity of the high speed
ain
s feature provides a simple pass/fail test, which gives
el RAM is operational. Follow these
est:
steps to perform this t
t at
, the
3-Bi
xx1
000
010
100
110
Data MEM
Test incomplete
PASS
PASS
FAIL
FAIL
RAM BIST
Use the RAM BIST to validate functionality of the on-chip
RAM. Thi
confidence that the chann
1.
Put the channels to be tested into sleep mode via the
External Address Register 0x01.
2.
Program the RAM BIST enable bit in the RCF Register
0xA8 of the channel address registers to logic high. Wai
least 1600 clock cycles, then perform Step 3.
3.
Read back Register 0xA8 (see Table 19). If Bit 0 is high
test is not yet complete. If Bit 0 is low, the test is complete
and Bits 1 and 2 indicate the condition of the internal
RAM. If Bit 1 is high, then CMEM is bad. If Bit 2 is high,
then DMEM is bad.
Table 19. BIST Register 0xA8
t Data
Coefficient MEM
Test incomplete
PASS
FAIL
PASS
FAIL
CHANNEL BIST
The channel BIST is a thorough test of the selected AD6652
signal path. With this test mode enabled, it is possible to use
externally supplied test vectors or an internal pseudonoise (PN)
data generator. An error signature register in the RCF monitors
the output data of the channel and is used to determine if the
proper data exits the RCF. If errors are detected, then each
internal block can be bypassed and another test can be r
debug the fault. The I and Q paths are tested independen
Follow these steps to perform this test:
un to
tly.
nel 0 in sleep mode.
2.
Configure the channels to be tested as required for the
application. This might require setting the NCO
parameters, the decimation rates, scalars, and RCF
coefficients.
3.
Program the start hold-off counter, 0x83, to a value of 1 in
the channel address registers of the channels to be tested.
4.
Program Channel Address Registers 0xA5 and 0xA6 to all
0s for the channels to be tested.
5.
Enable the channel BIST located at 0xA7 by programming
Bits 19–0 to the number of RCF outputs to observe.
6.
For External Address Register 5:3–0, program the desired
SYNC CH bits to logic high to select which channels will
receive a start soft-sync signal.
7.
External Address Register 5:4 should be programmed high
to emit a one-shot soft sync pulse for the start function.
8.
Reset External Address Register 5:6 to 0 to allow user-
provided test vectors. The internal pseudorandom number
generator can also be selected to generate a PN data input
sequence by setting Bit 7 high.
9.
For External Address Register 5, an internal negative full-
scale sine wave is output at the NCO frequency, when Bit 6
is set to 1 and Bit 7 is cleared.
10.
When the SOFT_SYNC control register is written with the
above parameters, the selected channels become active
with the programmed attributes.
11.
If the user is providing external vectors, then the chip can
be brought out of sleep mode by one of the other methods.
12.
After a sufficient amount of time, the channel BIST
Signature Registers 0xA5 and 0xA6 contain a numeric
value that can be compared to the expected value for a
known good AD6652 with the exact same configuration. If
the values are the same, then there is a very low probability
of an error in the channel.
Note: To better visualize these instructions, see Figure 53, Sync
Control Block Diagram; Table 22, the External Memory Map;
and Table 24, the Channel Address Registers Memory Map.
1.
Place the channel(s) to be programmed in sleep mode at
External Address 3:3–0. Set the appropriate bits high.
Example 3:0 = 1 places Chan
相關PDF資料 |
PDF描述 |
|---|---|
| AD6652PCB | 12-Bit, 65 MSPS IF to Baseband Diversity Receiver |
| AD6816 | Interface For ATM User-Network Interface IC to Category #5 Unshielded Twisted Pair (UTP) system or a fiber optic system.(ATM用戶網絡接口與#5類非屏蔽雙絞線系統(tǒng)或其他光纖系統(tǒng)的接口芯片) |
| AD693(中文) | Loop-Powered 4-20 mA Sensor Transmitter(環(huán)路供電,4-20mA傳感器變送器) |
| AD7010ARS | MIL-spec connector accessory |
| AD7010 | CMOS JDC DQPSK Baseband Transmit Port(CMOS 基帶傳輸口) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD6652BC/PCB | 制造商:Analog Devices 功能描述:Evaluation Board With AD6652 And Software |
| AD6652BC/PCBZ | 制造商:Analog Devices 功能描述:DUAL CHANNEL ADC WITH QUAD CHA 制造商:Analog Devices 功能描述:DUAL CHANNEL ADC WITH QUAD CHANNEL RSP - Bulk |
| AD6652PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 65 MSPS IF to Baseband Diversity Receiver |
| AD6652XBC | 制造商:Analog Devices 功能描述:- Bulk |
| AD6653 | 制造商:AD 制造商全稱:Analog Devices 功能描述:IF Diversity Receiver |
發(fā)布緊急采購，3分鐘左右您將得到回復。