- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375235 > AD6652BC (Analog Devices, Inc.) 12-Bit, 65 MSPS IF to Baseband Diversity Receiver PDF資料下載
參數(shù)資料
| 型號： | AD6652BC |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 12-Bit, 65 MSPS IF to Baseband Diversity Receiver |
| 中文描述： | 12位，65 MSPS的IF到基帶分集接收機 |
| 文件頁數(shù)： | 50/76頁 |
| 文件大小： | 1839K |
| 代理商： | AD6652BC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當(dāng)前第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
AD6652
PARALLEL O
The AD6652 incorporates two independent 16-bit parallel po
for output data transfer. To minimize package ball count, the
eight LSBs of each 16-bit port are shared with their respective
DSP link port data bits (see Figure 54). This means that an
output port can transmit 16-bit parallel data or 8-bit link por
data, but not both. Transmitting both link and parallel data
simultaneously requires that the second AD6652 output port be
configured for that purpose.
Rev. 0 | Page 50 of 76
UTPUT PORTS
rts
t
A
(SHARED PINS)
8
LINK PORT A CLOCK OUT
LINK PORT A CLOCK IN
PCLK
LINK PORT A DATA OR 8 LSB'S
OF PARALLEL PORT A DATA
/
A
PCLK
PARALLEL PORT B MSB DATA
PARALLEL PORT B ACK
PARALLEL PORT B REQ
PA
CHANNEL INDICATOR
TA OR 8 LSB'S
OF PARALLEL PORT B DATA
(SHARED PINS)
/
8
/
8
nel A
Interpolated, interleaved, and r AGC modified Channel B
data
be output on any port(s). A port can
put
ck master/slave mode (described in
he
s
n
l
ither
Parallel Port Control Register 0x1A (Port A) and 0x1C (Port B).
Channel mode provides two data formats. Each format requires
a different number of parallel port clock (PCLK) cycles to
complete the transfer of data. In each case, each data element is
transferred during one PCLK cycle. See Figure 55 and Figure 56,
which present channel mode parallel port timing.
The 16-bit interle
output sample on back-to-back PCLK cycles. Both I and Q
words consist of the full port width of 16 bits. Data output
triggered on the rising edge of PCLK when both REQ and ACK
are asserted. I data is output during the first PCLK cycle; the
PAIQ and PBIQ output indicator pins are set high to indica
that I d
data for each
is
te
ata is on the bus. Q data is output during the subsequent
PCLK cycle; the PAIQ and PBIQ output indicator pins are low
durin this cycle.
g
PARALLEL PORT A MSB DATA
PARALLEL PORT A ACK
PARALLEL PORT A REQ
PARALLEL PORT A
CHANNEL INDICATOR
PARALLEL PORT A
I AND Q INDICATOR
/
8
/
2
LINK PORT B CLOCK OUT
LINK PORT B CLOCK IN
LINK PORT B DA
RALLEL PORT B
/
2
PARALLEL PORT B
I AND Q INDICATOR
0
Figure 54. Output Port Configuration
Each parallel output port has six data sources routed to it (see
the Functional Block Diagram in Figure 1):
Noninterpolated RAM coefficient FIR filter output data from
Channels 1, 2, 3, and 4
Interpolated, interleaved, and/or AGC modified Chan
data
/o
Any of the six sources can
be configured to output parallel data or DSP link data. Out
port control registers (Table 29) perform these multiplexing and
selection tasks.
Parallel port configuration is specified by accessing Port
Control Register Addresses 0x1A and 0x1C for Parallel Ports A
and B, respectively. Port clo
the Master/Slave PCLK Modes section) is configured using t
port clock control register at Address 0x1E. Note that to acces
these registers, Bit 5 (access port control registers) of External
Address 3 (sleep register) must be set. The address is the
selected by programming the CAR register at External
Address 6.
The parallel ports are enabled by setting Bit 7 of the link contro
registers at Addresses 0x1B and 0x1D for Ports A and B,
respectively. Each parallel port is capable of operating in e
channel mode or AGC mode. These modes are described in
detail in the following sections.
CHANNEL MODE
Parallel port channel mode is selected by setting Bit 0 of
Addresses 0x1B and 0x1D for Parallel Ports A and B, respec-
tively. In channel mode, I and Q words from each channel are
directed to the parallel port, bypassing the AGC. The specific
channels output by the port are selected by setting Bits 1–4 of
aved format provides I and Q
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD6652PCB | 12-Bit, 65 MSPS IF to Baseband Diversity Receiver |
| AD6816 | Interface For ATM User-Network Interface IC to Category #5 Unshielded Twisted Pair (UTP) system or a fiber optic system.(ATM用戶網(wǎng)絡(luò)接口與#5類非屏蔽雙絞線系統(tǒng)或其他光纖系統(tǒng)的接口芯片) |
| AD693(中文) | Loop-Powered 4-20 mA Sensor Transmitter(環(huán)路供電,4-20mA傳感器變送器) |
| AD7010ARS | MIL-spec connector accessory |
| AD7010 | CMOS JDC DQPSK Baseband Transmit Port(CMOS 基帶傳輸口) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD6652BC/PCB | 制造商:Analog Devices 功能描述:Evaluation Board With AD6652 And Software |
| AD6652BC/PCBZ | 制造商:Analog Devices 功能描述:DUAL CHANNEL ADC WITH QUAD CHA 制造商:Analog Devices 功能描述:DUAL CHANNEL ADC WITH QUAD CHANNEL RSP - Bulk |
| AD6652PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 65 MSPS IF to Baseband Diversity Receiver |
| AD6652XBC | 制造商:Analog Devices 功能描述:- Bulk |
| AD6653 | 制造商:AD 制造商全稱:Analog Devices 功能描述:IF Diversity Receiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。