AD6641
Rev. 0 | Page 6 of 28
DIGITAL SPECIFICATIONS
AVDD = 1.9 V, DRVDD = 1.9 V, TMIN = 40°C, TMAX = +85°C, fIN = 1.0 dBFS, full scale = 1.5 V, unless otherwise noted.
Table 3.
AD6641-500
Temp
Min
Typ
Max
Unit
CLOCK INPUTS (CLK±)
Logic Compliance
Full
CMOS/LVDS/LVPECL
Internal Common-Mode Bias
Full
0.9
V
Differential Input Voltage
High Level Input (VIH)
Full
0.2
1.8
V p-p
Low Level Input (VIL)
Full
1.8
0.2
V p-p
High Level Input Current (IIH)
Full
10
+10
μA
Low Level Input Current (IIL)
Full
10
+10
μA
Input Resistance (Differential)
Full
8
10
12
kΩ
Input Capacitance
Full
4
pF
LOGIC INPUTS (SPI, SPORT)
Logic Compliance
Full
CMOS
Logic 1 Voltage
Full
0.8 × SPI_VDDIO
V
Logic 0 Voltage
Full
0.2 × SPI_VDDIO
V
Logic 1 Input Current (SDIO)
Full
0
μA
Logic 0 Input Current (SDIO)
Full
60
μA
Logic 1 Input Current (SCLK)
Full
50
μA
Logic 0 Input Current (SCLK)
Full
0
μA
Input Capacitance
25°C
4
pF
LOGIC INPUTS (DUMP, CSB)
Logic Compliance
Full
CMOS
Logic 1 Voltage
Full
0.8 × DRVDD
V
Logic 0 Voltage
Full
0.2 × DRVDD
V
Logic 1 Input Current
Full
0
μA
Logic 0 Input Current
Full
60
μA
Input Capacitance
25°C
4
pF
LOGIC INPUTS (FILL±)
Logic Compliance
Full
CMOS/LVDS/LVPECL
Internal Common-Mode Bias
Full
0.9
V
Differential Input Voltage
High Level Input (VIH)
Full
0.2
1.8
V p-p
Low Level Input (VIL)
Full
1.8
0.2
V p-p
High Level Input Current (IIH)
Full
10
+10
μA
Low Level Input Current (IIL)
Full
10
+10
μA
Input Resistance (Differential)
Full
8
10
12
kΩ
Input Capacitance
Full
4
pF
Logic Compliance
Full
CMOS
High Level Output Voltage
Full
DRVDD 0.05
V
Low Level Output Voltage
Full
DRGND + 0.05
V
Logic Compliance
Full
CMOS
High Level Output Voltage
Full
SPI_VDDIO 0.05
V
Low Level Output Voltage
Full
DRGND + 0.05
V