- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11786 > AD6641BCPZ-500 (Analog Devices Inc)IC IF RCVR 11BIT 200MSPS 56LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD6641BCPZ-500 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 17/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC IF RCVR 11BIT 200MSPS 56LFCSP |
| 標準包裝： | 1 |
| 應(yīng)用： | 無線通信系統(tǒng) |
| 接口： | CMOS，LVDS，并聯(lián)， 串行，SPI |
| 電源電壓： | 1.8 V ~ 2 V |
| 封裝/外殼： | 56-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 56-LFCSP-VQ（8x8） |
| 包裝： | 托盤 |
| 安裝類型： | 表面貼裝 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD6641
Rev. 0 | Page 24 of 28
SPORT Master Mode (Single Capture)
Details of the transaction diagram for serial master mode are
shown in Figure 39 for single capture mode with the SDO
output. Clock cycles are approximate because the fill and dump
signals can be driven asynchronously. In this example, SCLK is
derived from the master clock with a divide by 8 programmed
from the SPI.
Fill Pulse (1)
The FIFO captures data after a fill signal (high level) is detected
on the rising edge of the sampling clock. In synchronous opera-
tion, a valid high level is accomplished by adhering to the setup
and hold times specified. For nonsynchronous control, the fill
signal can be widened to accommodate two or more clock
cycles to guarantee capture of a high level. Fill count (0x104) is
reset on the rising edge of the clock and is incremented on
subsequent clock cycles only after the fill signal returns low.
A new fill signal at any point during the capture resets the
counter and begins filling the FIFO.
Empty Signal (2)
After the FIFO state machine has begun loading data, the empty
signal goes low 24 clock cycles after the fill signal was last
sampled high.
Full Signal (3)
The full signal indicates when the FIFO has been filled and is
driven high when the number of samples specified has been
captured in the FIFO, where
Number of Samples = (FILL_CNT + 1) × 64
The time at which the full signal goes high is based on
(FILL_CNT + 1) × 64 + 13 clock cycles after the fill signal was
last sampled high.
Dump Signal (4)—Transition to High
The dump signal initiates reading data from the FIFO. Dump is
enabled with a high level and should be initiated only after the
full signal goes high. The dump signal should be held high until
all data has been read out of the FIFO.
SCLK Signal (5)
The SCLK (serial clock) signal is configured as an output from
the device when in the master mode of operation. SCLK begins
cycling five ADC clock cycles after the dump signal is sampled
high and continues cycling up until one additional cycle after
the empty signal goes high. SCLK then remains low until the
next dump operation.
SDFS Signal (6)
The SDFS (serial data frame sync) signal is configured as an
output from the device when in the master mode of operation.
Frame synchronization begins 15 ADC clock cycles after the
dump signal is sampled.
Dump Signal (7)—Transition to Low
A dump signal transition to low is applied after data has been
read out of the FIFO.
Empty Signal (8)—Transition to High
The empty signal transitions to high after data has been output
from the FIFO based on the clock cycle count of (FILL_CNT +
1) × 64.
The transition occurs 76 ADC clock cycles after the last LSB(s)
of data have been output on the serial port.
FILL
1
2
3
4
5
6
7
8
EMPTY
FULL
DUMP
SCLK
SDFS
SDO
09
81
3-0
37
Figure 39. SPORT Master Mode Transaction Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-JTJ-IW-F3 | CONVERTER MOD DC/DC 36V 100W |
| VI-JTJ-IW-F2 | CONVERTER MOD DC/DC 36V 100W |
| 1604037-4 | CONN HOUSING POWER 2POLE BATTERY |
| VI-JTH-IW-F4 | CONVERTER MOD DC/DC 52V 100W |
| 647845-3 | CONN HOUSING PWR SER 50 2POS RED |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD6641BCPZRL7-500 | 功能描述:IC IF RCVR 11BIT 200MSPS 56LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標準包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD6642 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual IF Receiver |
| AD6642BBCZ | 功能描述:IC IF RCVR 11BIT 200MSPS 144BGA RoHS:是 類別:RF/IF 和 RFID >> RF 其它 IC 和模塊 系列:- 標準包裝:100 系列:* |
| AD6642BBCZRL | 功能描述:IC IF RCVR 11BIT 200MSPS 144BGA RoHS:是 類別:RF/IF 和 RFID >> RF 其它 IC 和模塊 系列:- 標準包裝:100 系列:* |
| AD6642EBZ | 功能描述:BOARD EVALUATION FOR AD6642 RoHS:是 類別:RF/IF 和 RFID >> RF 評估和開發(fā)套件，板 系列:- 標準包裝:1 系列:- 類型:GPS 接收器 頻率:1575MHz 適用于相關(guān)產(chǎn)品:- 已供物品:模塊 其它名稱:SER3796 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。