- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11786 > AD6641BCPZ-500 (Analog Devices Inc)IC IF RCVR 11BIT 200MSPS 56LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD6641BCPZ-500 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 19/28頁 |
| 文件大小： | 0K |
| 描述： | IC IF RCVR 11BIT 200MSPS 56LFCSP |
| 標準包裝： | 1 |
| 應(yīng)用： | 無線通信系統(tǒng) |
| 接口： | CMOS，LVDS，并聯(lián)， 串行，SPI |
| 電源電壓： | 1.8 V ~ 2 V |
| 封裝/外殼： | 56-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 56-LFCSP-VQ（8x8） |
| 包裝： | 托盤 |
| 安裝類型： | 表面貼裝 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD6641
Rev. 0 | Page 26 of 28
FIFO OUTPUT INTERFACES
The FIFO data is available through one of three interfaces. The
data can be output on the serial data port (SPORT), the SPI
port, or a 12-bit CMOS interface. The data port chosen must be
selected from the SPI port before the data is read from the FIFO.
Only one interface can be chosen at a time. The SPORT and SPI
interfaces are powered via the SPI_VDDIO pin and can support
either 1.9 V or 3.3 V logic levels.
SPORT Interface
The SPORT consists of a clock (SP_SCLK) and frame sync
(SP_SDFS) signal. The SP_SCLK and SP_SDFS signals are
output from the AD6641 when the SPORT is configured as
a bus master and are input to the device when it is configured
as a slave port.
Serial Data Frame (Serial Bus Master)
The serial data transfer is initiated with SP_SDFS. In master
mode, the internal serial controller initiates SP_SDFS after the
dump input goes high requesting the data. SP_SDFS is valid for
one complete clock cycle prior to the data shift. On the next
clock cycle, the AD6641 begins shifting out the data stream.
CMOS Output Interface
The data stored in the FIFO can also be accessed via a 12-bit
parallel CMOS interface. The maximum output throughput
supported by the AD6641 is in the 12-bit CMOS mode and is
internally limited to 1/8th of the maximum input sample rate.
Therefore, the output maximum output data rate is 62.5 MHz
at a 500 MSPS input sample rate. See Figure 3 for the parallel
CMOS mode output interface timing diagram.
LVDS Output Interface
The AD6641 differential outputs conform to the ANSI-644
LVDS standard on default power-up. This can be changed to a
low power, reduced signal option similar to the IEEE 1596.3
standard using the SPI. This LVDS standard can further reduce
the overall power dissipation of the device, which reduces the
power by ~39 mW. The LVDS driver current is derived on chip
and sets the output current at each output equal to a nominal
3.5 mA. A 100 Ω differential termination resistor placed at the
LVDS receiver inputs results in a nominal ±350 mV differential
or 700 mV p-p swing at the receiver.
The AD6641 LVDS outputs facilitate interfacing with LVDS
receivers in custom ASICs and FPGAs that have LVDS capability
for superior switching performance in noisy environments.
Single point-to-point net topologies are recommended with a
100 Ω termination resistor placed as close to the receiver as
possible. No far-end receiver termination and poor differential
trace routing may result in timing errors. It is recommended
that the trace length be no longer than 24 inches and that the
differential output traces be kept close together and at equal
lengths.
The data on the LVDS output port is interleaved in a MSB/LSB
format. PCLK± is generated by dividing the ADC sample clock
by the programmed decimation rate (8 to 32, even divides). The
maximum rate of PCLK± is limited to 62.5 MHz.
SP_SCLK
SP_SDFS
SP_SDO
4
8
12
16
20
24
28
D1
D3
D2
0
0
981
3-0
39
Figure 41. Data Output in Serial Bus Master Mode
PCLK–
PCLK+
D0[11:6]
D0[5:0]
D8[11:6]
D8[5:0]
D16[11:6]
D16[5:0]
D24[11:6]
D24[5:0]
X
PD[5:0]±
LSB/MSB
D0 SAMPLE
LSB/MSB
D8 SAMPLE
098
13
-0
40
Figure 42. DDR LVDS Output MSB/LSB Interleaving with Decimate by 8
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-JTJ-IW-F3 | CONVERTER MOD DC/DC 36V 100W |
| VI-JTJ-IW-F2 | CONVERTER MOD DC/DC 36V 100W |
| 1604037-4 | CONN HOUSING POWER 2POLE BATTERY |
| VI-JTH-IW-F4 | CONVERTER MOD DC/DC 52V 100W |
| 647845-3 | CONN HOUSING PWR SER 50 2POS RED |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD6641BCPZRL7-500 | 功能描述:IC IF RCVR 11BIT 200MSPS 56LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標準包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD6642 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual IF Receiver |
| AD6642BBCZ | 功能描述:IC IF RCVR 11BIT 200MSPS 144BGA RoHS:是 類別:RF/IF 和 RFID >> RF 其它 IC 和模塊 系列:- 標準包裝:100 系列:* |
| AD6642BBCZRL | 功能描述:IC IF RCVR 11BIT 200MSPS 144BGA RoHS:是 類別:RF/IF 和 RFID >> RF 其它 IC 和模塊 系列:- 標準包裝:100 系列:* |
| AD6642EBZ | 功能描述:BOARD EVALUATION FOR AD6642 RoHS:是 類別:RF/IF 和 RFID >> RF 評估和開發(fā)套件，板 系列:- 標準包裝:1 系列:- 類型:GPS 接收器 頻率:1575MHz 適用于相關(guān)產(chǎn)品:- 已供物品:模塊 其它名稱:SER3796 |
發(fā)布緊急采購，3分鐘左右您將得到回復。