- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1889 > AD5066BRUZ-REEL7 (Analog Devices Inc)IC DAC 16BIT 2.7-5.5V QD 16TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5066BRUZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 11/24頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 16BIT 2.7-5.5V QD 16TSSOP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 系列： | nanoDAC™ |
| 設(shè)置時(shí)間： | 15µs |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 4 |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-TSSOP |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 4 電壓，雙極 |
| 采樣率（每秒）： | * |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
AD5066
Rev. A | Page 19 of 24
POWER SUPPLY BYPASSING AND GROUNDING
When accuracy is important in a circuit, it is helpful to carefully
consider the power supply and ground return layout on the
board. The printed circuit board containing the AD5066 should
have separate analog and digital sections. If the AD5066 is in a
system where other devices require an AGND-to-DGND con-
nection, make the connection at one point only and as close as
possible to the AD5066.
Bypass the power supply to the AD5066 with 10 F and 0.1 F
capacitors. The capacitors should be physically as close as
possible to the device, with the 0.1 F capacitor, ideally, right up
against the device. The 10 F capacitors are the tantalum bead
type. It is important that the 0.1 F capacitor has low effective
series resistance and low effective series inductance, typical of
common ceramic types of capacitors. This 0.1 F capacitor
provides a low impedance path to ground for high frequencies
caused by transient currents due to internal logic switching.
The power supply line should have as large a trace as possible to
provide a low impedance path and reduce glitch effects on the
supply line. Shield the clocks and other fast switching digital
signals from other parts of the board by digital ground. Avoid
crossover of digital and analog signals if possible. When traces
cross on opposite sides of the board, ensure that they run at
right angles to each other to reduce feedthrough effects through
the board. The best board layout technique is the microstrip
technique, where the component side of the board is dedicated
to the ground plane only, and the signal traces are placed on
the solder side. However, this is not always possible with a
2-layer board.
MICROPROCESSOR INTERFACING
AD5066 to Blackfin ADSP-BF53X Interface
Figure 43 shows a serial interface between the AD5066 and
the Blackfin ADSP-BF53x microprocessor. The ADSP-BF53x
processor family incorporates two dual-channel synchronous
serial ports, SPORT1 and SPORT0, for serial and multipro-
cessor communications. Using SPORT0 to connect to the
AD5066, the setup for the interface is as follows: DT0PRI
drives the DIN pin of the AD5066, TSCLK0 drives the SCLK
of the parts, and TFS0 drives SYNC.
AD5066*
ADSP-BF53x*
SYNC
TFS0
DIN
DT0PRI
SCLK
TSCLK0
*ADDITIONAL PINS OMITTED FOR CLARITY.
06845-
009
Figure 43. AD5066 to Blackfin ADSP-BF53X Interface
AD5066 to 68HC11/68L11 Interface
Figure 44 shows a serial interface between the AD5066 and the
68HC11/68L11 microcontroller. SCK of the 68HC11/68L11
drives the SCLK of the AD5066, and the MOSI output drives
DIN of the DAC. A port line (PC7) drives the SYNC signal.
AD5066*
68HC11/68L11*
SYNC
PC7
SCLK
SCK
DIN
MOSI
*ADDITIONAL PINS OMITTED FOR CLARITY.
06845-
010
Figure 44. AD5066 to 68HC11/68L11 Interface
The setup conditions for correct operation of this interface are
as follows: The 68HC11/68L11 is configured with its CPOL bit
as 0, and the CPHA bit as 1. When data is being transmitted to
the DAC, the SYNC line is taken low (PC7). When the 68HC11/
68L11 is configured as described previously, data appearing on
the MOSI output is valid on the falling edge of SCK. Serial data
from the 68HC11/68L11 is transmitted in 8-bit bytes with only
eight falling clock edges occurring in the transmit cycle. Data is
transmitted MSB first. To load data to the AD5066, PC7 is left
low after the first eight bits are transferred, and a second serial
write operation is performed to the DAC. PC7 is taken high at
the end of this procedure.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5110BCPZ80-RL7 | IC DGTL POT 128POS 80K 8LFCSP |
| AD5111BCPZ10-500R7 | IC DGTL POT 128POS 10K 8LFCSP |
| AD5116BCPZ80-500R7 | IC DGTL POT 64POS 80K 8LFCSP |
| AD5160BRJ50-R2 | IC POT DGTL 50K 256POS SOT23-8 |
| AD5161BRM10 | IC POT DGTL 10K 256POS 10-MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD506ATE/883B | 制造商:Analog 功能描述:Analog Multiplexer 28 PIN CLCC |
| AD506ATE883B | 制造商:Analog 功能描述:Analog Multiplexer 28 PIN CLCC |
| AD506JH | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD506KH | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD506LH | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Operational Amplifier |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。