Revision 13 2-51 LVPECL Low-Voltage Positive Emitter-Coupled Logic (LVPECL) is another differential I/O standa" />
參數(shù)資料
型號： A3PE-STARTER-KIT-2
廠商： Microsemi SoC
文件頁數(shù)： 125/162頁
文件大小： 0K
描述： KIT EVAL FOR A3PE1500 PROASIC3
產(chǎn)品變化通告： Kit/Part Number Change 25/Jul/2012
標(biāo)準(zhǔn)包裝： 1
系列： ProASIC3
類型： FPGA
適用于相關(guān)產(chǎn)品： A3PE1500
所含物品： 板，電源，編程器
其它名稱： 1100-1144
A3PE-STARTER-KIT
ProASIC3E Flash Family FPGAs
Revision 13
2-51
LVPECL
Low-Voltage Positive Emitter-Coupled Logic (LVPECL) is another differential I/O standard. It requires
that one data bit be carried through two signal lines. Like LVDS, two pins are needed. It also requires
external resistor termination.
The full implementation of the LVDS transmitter and receiver is shown in an example in Figure 2-24. The
building blocks of the LVPECL transmitter-receiver are one transmitter macro, one receiver macro, three
board resistors at the transmitter end, and one resistor at the receiver end. The values for the three driver
resistors are different from those used in the LVDS implementation because the output standard
specifications are different.
Timing Characteristics
Figure 2-24 LVPECL Circuit Diagram and Board-Level Implementation
Table 2-81 Minimum and Maximum DC Input and Output Levels
DC Parameter
Description
Min.
Max.
Min.
Max.
Min.
Max.
Units
VCCI
Supply Voltage
3.0
3.3
3.6
V
VOL
Output Low Voltage
0.96
1.27
1.06
1.43
1.30
1.57
V
VOH
Output High Voltage
1.8
2.11
1.92
2.28
2.13
2.41
V
VIL, VIH
Input Low, Input High Voltages
0
3.6
0
3.6
0
3.6
V
VODIFF
Differential Output Voltage
0.625
0.97
0.625
0.97
0.625
0.97
V
VOCM
Output Common-Mode Voltage
1.762
1.98
1.762
1.98
1.762
1.98
V
VICM
Input Common-Mode Voltage
1.01
2.57
1.01
2.57
1.01
2.57
V
VIDIFF
Input Differential Voltage
300
mV
Table 2-82 AC Waveforms, Measuring Points, and Capacitive Loads
Input Low (V)
Input High (V)
Measuring Point* (V)
VREF (typ.) (V)
1.64
1.94
Cross point
–
Note: *Measuring point = Vtrip. See Table 2-15 on page 2-18 for a complete table of trip points.
187 W
100
Z0 = 50
100
100
+
–
P
N
P
N
INBUF_LVPECL
OUTBUF_LVPECL
FPGA
Bourns Part Number: CAT16-PC4F12
Table 2-83 LVPECL
Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V
Speed Grade
tDOUT
tDP
tDIN
tPY
Units
Std.
0.66
1.83
0.04
1.63
ns
–1
0.56
1.55
0.04
1.39
ns
–2
0.49
1.36
0.03
1.22
ns
Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-5 for derating values.
相關(guān)PDF資料
PDF描述
0210490279 CABLE JUMPER 1.25MM .051M 22POS
EBM22DCMD-S288 CONN EDGECARD 44POS .156 EXTEND
ECA14DRMI-S288 CONN EDGECARD 28POS .125 EXTEND
0210490905 CABLE JUMPER 1.25MM .102M 21POS
MPC8377E-RDBA BOARD REF DES MPC8377 REV 2.1
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A3PFA1X201J1 制造商:APEM 功能描述:Pushbutton,A3,latching,12V,red
A3PFA1X201J2 制造商:APEM 功能描述:Pushbutton,latching,12V,green
A3PFA1X201J3 制造商:APEM 功能描述:Pushbutton,latching,12V,amber
A3PFA1X201J4 制造商:APEM 功能描述:Pushbutton,A3,latching,12V,blue
A3PFA1X201K1 制造商:APEM 功能描述:Pushbutton,A3,latching 24V,red
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*