
Central Processing Unit (CPU)
Instruction Set Overview
MC9S12T64Revision 1.1.1
MOTOROLA
Central Processing Unit (CPU)
For More Information On This Product,
Go to: www.freescale.com
49
STS
opr8a
STS
opr16a
STS
oprx0_xysppc
STS
oprx9
,
xysppc
STS
oprx16
,
xysppc
STS[D,
xysppc
]
STS[
oprx16
,
xysppc
]
STX
opr8a
STX
opr16a
STX
oprx0_xysppc
STX
oprx9
,
xysppc
STX
oprx16
,
xysppc
STX[D,
xysppc
]
STX[
oprx16
,
xysppc
]
STY
opr8a
STY
opr16a
STY
oprx0_xysppc
STY
oprx9
,
xysppc
STY
oprx16
,
xysppc
STY[D,
xysppc
]
STY[
oprx16
,
xysppc
]
SUBA#
opr8i
SUBA
opr8a
SUBA
opr16a
SUBA
oprx0_xysppc
SUBA
oprx9
,
xysppc
SUBA
oprx16
,
xysppc
SUBA[D,
xysppc
]
SUBA[
oprx16
,
xysppc
]
SUBB#
opr8i
SUBB
opr8a
SUBB
opr16a
SUBB
oprx0_xysppc
SUBB
oprx9
,
xysppc
SUBB
oprx16
,
xysppc
SUBB[D,
xysppc
]
SUBB[
oprx16
,
xysppc
]
SUBD#
opr16i
SUBD
opr8a
SUBD
opr16a
SUBD
oprx0_xysppc
SUBD
oprx9
,
xysppc
SUBD
oprx16
,
xysppc
SUBD[D,
xysppc
]
SUBD[
oprx16
,
xysppc
]
SWI
StoreSP
(SP
H
:SP
L
)
M:M+1
DIR
EXT
IDX
IDX1
IDX2
[D,IDX]
[IDX2]
DIR
EXT
IDX
IDX1
IDX2
[D,IDX]
[IDX2]
DIR
EXT
IDX
IDX1
IDX2
[D,IDX]
[IDX2]
IMM
DIR
EXT
IDX
IDX1
IDX2
[D,IDX]
[IDX2]
IMM
DIR
EXT
IDX
IDX1
IDX2
[D,IDX]
[IDX2]
IMM
DIR
EXT
IDX
IDX1
IDX2
[D,IDX]
[IDX2]
INH
5F dd
7F hh ll
6F xb
6F xb ff
6F xb ee ff
6F xb
6F xb ee ff
PW
PWO
PW
PWO
PWP
PIfW
PIPW
StoreX
(X
H
:X
L
)
M:M+1
5E dd
7E hh ll
6E xb
6E xb ff
6E xb ee ff
6E xb
6E xb ee ff
PW
PWO
PW
PWO
PWP
PIfW
PIPW
StoreY
(Y
H
:Y
L
)
M:M+1
5D dd
7D hh ll
6D xb
6D xb ff
6D xb ee ff
6D xb
6D xb ee ff
PW
PWO
PW
PWO
PWP
PIfW
PIPW
SubtractfromA
(A)–(M)
A
or (A)–imm
A
80 ii
90 dd
B0 hh ll
A0 xb
A0 xb ff
A0 xb ee ff
A0 xb
A0 xb ee ff
P
rPf
rPO
rPf
rPO
frPP
fIfrPf
fIPrPf
SubtractfromB
(B)–(M)
B
or (B)–imm
B
C0 ii
D0 dd
F0 hh ll
E0 xb
E0 xb ff
E0 xb ee ff
E0 xb
E0 xb ee ff
P
rPf
rPO
rPf
rPO
frPP
fIfrPf
fIPrPf
SubtractfromD
(A:B)–(M:M+1)
A:B
or (A:B)–imm
A:B
83 jj kk
93 dd
B3 hh ll
A3 xb
A3 xb ff
A3 xb ee ff
A3 xb
A3 xb ee ff
PO
RPf
RPO
RPf
RPO
fRPP
fIfRPf
fIPRPf
Software interrupt; (SP)–2
SP
RTN
H
:RTN
L
M
SP
:M
SP+1
(SP)–2
SP; (Y
H
:Y
L
)
M
SP
:M
SP+1
(SP)–2
SP; (X
H
:X
L
)
M
SP
:M
SP+1
(SP)–2
SP; (B:A)
M
SP
:M
SP+1
(SP)–1
SP; (CCR)
M
SP
;1
I
(SWI vector)
PC
3F
VSPSSPSsP*
*The CPU also uses
VSPSSPSsP
for hardware interrupts and unimplemented opcode traps.
TAB
TransferAtoB;(A)
B
INH
18 0E
OO
TAP
TransferAtoCCR;(A)
CCR
Assembled asTFRA,CCR
TransferBtoA;(B)
A
INH
B7 02
P
TBA
INH
18 0F
OO
Table 4 Instruction Set Summary (Continued)
Source Form
Operation
Address
Mode
Machine
Coding (Hex)
Access Detail
S X H I N Z V C
– – – –
0 –
– – – –
0 –
– – – –
0 –
– – – –
– – – –
– – – –
– – – 1 – – – –
– – – –
0 –
– – – –
0 –
F
Freescale Semiconductor, Inc.
n
.