
Philips Semiconductors
PNX15xx Series
Volume 1 of 1
Chapter 1: Integrated Circuit Data
PNX15XX_SER_3
Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 3 — 17 March 2006
1-13
VDO_CLK2
B19
BPX2T14MCP
I/O
-
U A positive edge on this internally or externally
generated clock causes transitions of the streaming
data samples. When generated internally, the clock
can be software adjusted with sub one Hertz
accuracy to allow generation of a precisely timed
sequence of samples locked to an arbitrary
reference, such as a broadcast transport stream
source. A board level 27-33
series resistor is
recommended to reduce ringing.
VDO_AUX
E24
BPTS1CHP
OUT
55
D VDO_AUX can be programmed to output, a
CBLANK signal, a Field indicator or a video/
graphics detector.
FGPO_REC_SYNC
C17
BPTS1CHP
I/O
60
D Synchronization signal for Streaming Parallel Data
Outputs. The FGPO data bit 5 is intended for the
extended mode.
FGPO_BUF_SYNC
A18
BPTS1CHP
I/O
-
D Synchronization signal for Streaming Parallel Data
Outputs. The FGPO data bit 6 is intended for the
extended mode.
Octal Audio In (audio in always acts as receiver, but can be set as master or slave for A/D timing)
AI_OSCLK
AF23
BPX2T14MCP
OUT
-
U Over-Sampling Clock. This output can be
programmed to emit any frequency up to 50 MHz
with a sub one Hertz resolution. It is intended to be
used as the 256 fs or 384 fs over sampling clock by
the external A/D subsystem. A board level 27-33
series resistor is recommended to reduce ringing.
AI_SCK
AD20
BPX2T14MCP
I/O
-
U AI can operate in either master or slave mode.
When Audio-In is programmed as the serial-
interface timing slave (power-up default),
AI_SCK is an input. AI_SCK receives the serial
bit clock from the external A/D subsystem. This
clock is treated as fully asynchronous to the
PNX1500 main clock.
When Audio In is programmed as the serial-
interface timing master, AI_SCK is an output.
AI_SCK drives the serial clock for the external A/
D subsystem. The frequency is a programmable
integral divide of the AI_OSCLK frequency.
AI_SCK is limited to 25 MHz. The sample rate of
valid samples embedded is variable. If used as a
output, a board level 27-33
series resistor is
recommended to reduce ringing.
Table 4: PNX1500 Interface
Pin Name
BGA
Ball
Pad
Type
I/O
Type
GPIO
#
P Description