
Philips Semiconductors
PNX15xx Series
Volume 1 of 1
Chapter 9: DDR Controller
PNX15XX_SER_3
Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 3 — 17 March 2006
9-25
5.2 Register Table
0x06 51C0
ARB_CPU_LIMIT
DDR ARBITER CPU LIMIT
0x06 51C4
ARB_CPU_RATIO
DDR ARBITER CPU RATIO
0x06 5200
PF_MTL0_RD_VALID
DDR PERFORMANCE MTL0 READ VALID
0x06 5204
PF_MTL0_WR_ACCEPT
DDR PERFORMANCE MTL0 WRITE ACCEPT
0x06 5208
PF_MTL1_RD_VALID
DDR PERFORMANCE MTL1 READ VALID
0x06 520C
PF_MTL1_WR_ACCEPT
DDR PERFORMANCE MTL1 WRITE ACCEPT
0x06 5240
PF_IDLE
DDR PERFORMANCE IDLE
0x06 5280
ERR_VALID
DDR ERROR VALID
0x06 5284
ERR_MTL_PORT
DDR ERROR MTL PORT
0x06 5288
ERR_MTL_CMD_ADDR
DDR ERROR MTL COMMAND ADDRESS
0x06 528C
ERR_MTL_CMD_READ
DDR ERROR MTL COMMAND READ
0x06 5290
ERR_MTL_CMD_ID
DDR ERROR MTL COMMAND ID
0x06 0FFC
MODULE_ID
DDR MODULE ID
Table 8: Register Summary
Offset
Symbol
Description
Table 9: Register Description
Bit
Symbol
Access
Value
Description
Generic Control and Status
Offset 0x06 5000
IP_2031_CTL
31
HALT_STATUS
R
0
‘0’: Not in halt mode.
‘1’: Halt mode.
30
AUTO_HALT_STATUS
R
0
‘0’: Not in halt mode.
‘1’: Halt mode.
29:16
Unused
R
-
These bits should be ignored when read and written as 0s.
15
HALT
R/W
0
‘0’: Unhalt when in halt mode.
‘1’: Halt when not in halt mode.
14
AUTO_HALT
R/W
0
‘0’: No automatic halt.
‘1’: Allow automatic halt.
13
WARM_START
R/W
0
‘1’: Perform a warm start of the controller. This will behave as a
unhalt operation. This can be used to start the DDR controller
without effecting the state of the external DDR memory.
12:5
Unused
R
-
These bits should be ignored when read, and written as 0s.
4
DIS_WRITE_INT
R
1
‘1’: DDR write burst cannot be interrupted by following read
command.
3
DDR_DQS_PER_BYTE
R/W
0
‘0’: A single “dqs” signal is provided for all “dq” byte lane. Output pin
MM_DQS[0] must be used for all byte lanes.
‘1’: A separate “dqs” signal is provided for every “dq” byte lane.
These strobe signals are used to register “dq” byte lanes.