- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄36339 > 935273916518 (NXP SEMICONDUCTORS) COLOR SIGNAL DECODER, PBGA156 PDF資料下載
參數(shù)資料
| 型號(hào)： | 935273916518 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 顏色信號(hào)轉(zhuǎn)換 |
| 英文描述： | COLOR SIGNAL DECODER, PBGA156 |
| 封裝： | 15 X 15 MM, 1.15 MM HEIGHT, LEAD FREE, PLASTIC, MS-034, SOT-472-1, BGA-156 |
| 文件頁(yè)數(shù)： | 157/178頁(yè) |
| 文件大?。?/td> | 988K |
| 代理商： | 935273916518 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)當(dāng)前第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)
2004 Jul 22
8
Philips Semiconductors
Product specication
Multistandard video decoder with adaptive
comb lter and component video input
SAA7118
DNC13
39
N1
NC
do not connect, reserved for future extensions and for testing
DNC14
40
N2
I/pu
do not connect, reserved for future extensions and for testing
DNC18
41
P2
I/O
do not connect, reserved for future extensions and for testing
DNC15
42
N3
I/pd
do not connect, reserved for future extensions and for testing
EXMCLR
43
P3
I/pd
external mode clear (with internal pull-down)
CE
44
N4
I/pu
chip enable or reset input (with internal pull-up)
VDDD1
45
M4
P
digital supply voltage 1 (peripheral cells)
LLC
46
P4
O
line-locked system clock output (27 MHz nominal)
VSSD1
47
L4
P
digital ground 1 (peripheral cells)
LLC2
48
N5
O
line-locked 1
2 clock output (13.5 MHz nominal)
RES
49
P5
O
reset output (active LOW)
VDDD2
50
M5
P
digital supply voltage 2 (core)
VSSD2
51
L5
P
digital ground 2 (core; substrate connection)
CLKEXT
52
N6
I
external clock input intended for analog-to-digital conversion of VSB
signals (36 MHz)
ADP8
53
P6
O
MSB of direct analog-to-digital converted output data (VSB)
ADP7
54
M6
O
MSB
1 of direct analog-to-digital converted output data (VSB)
ADP6
55
L6
O
MSB
2 of direct analog-to-digital converted output data (VSB)
ADP5
56
N7
O
MSB
3 of direct analog-to-digital converted output data (VSB)
ADP4
57
P7
O
MSB
4 of direct analog-to-digital converted output data (VSB)
ADP3
58
L7
O
MSB
5 of direct analog-to-digital converted output data (VSB)
VDDD3
59
M8
P
digital supply voltage 3 (peripheral cells)
ADP2
60
M7
O
MSB
6 of direct analog-to-digital converted output data (VSB)
ADP1
61
P8
O
MSB
7 of direct analog-to-digital converted output data (VSB)
ADP0
62
N8
O
LSB of direct analog-to-digital converted output data (VSB)
VSSD3
63
L8
P
digital ground 3 (peripheral cells)
INT_A
64
P9
O/od
I2C-bus interrupt ag (LOW if any enabled status bit has changed)
VDDD4
65
M9
P
digital supply voltage 4 (core)
SCL
66
N9
I
serial clock input (I2C-bus)
VSSD4
67
L9
P
digital ground 4 (core)
SDA
68
P10
I/O/od
serial data input/output (I2C-bus)
RTS0
69
M10
O
real-time status or sync information, controlled by subaddresses
11H and 12H
RTS1
70
N10
O
real-time status or sync information, controlled by subaddresses
11H and 12H
RTCO
71
L10
O/st/pd
real-time control output; contains information about actual system clock
frequency, eld rate, odd/even sequence, decoder status, subcarrier
frequency and phase and PAL sequence (see document “RTC Functional
Description”, available on request); the RTCO pin is enabled via I2C-bus
AMCLK
72
P11
O
audio master clock output, up to 50% of crystal clock
SYMBOL
PIN
TYPE(1)
DESCRIPTION
QFP160 BGA156
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935273916557 | COLOR SIGNAL DECODER, PBGA156 |
| 935268460118 | 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDSO5 |
| 935268459115 | 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDSO5 |
| 935268459118 | 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDSO5 |
| 935268459125 | 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDSO5 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935275527134 | 制造商:NXP Semiconductors 功能描述:IC BUS SWITCH OCTAL QUAD 20TSSOP |
| 935277864112 | 制造商:NXP Semiconductors 功能描述:IC CPU |
| 935278818112 | 制造商:NXP Semiconductors 功能描述:LCD DRVR 20DIGIT 2.5V/3.3V/5V 56-Pin VSO Tube |
| 935280517132 | 制造商:NXP Semiconductors 功能描述:IC TRANSLATING BUFFER 6XSON |
| 935281751112 | 制造商:NXP Semiconductors 功能描述:IC BUFFER/DVR 16BIT 3ST 48TSSOP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。