參數(shù)資料
型號: 935273916518
廠商: NXP SEMICONDUCTORS
元件分類: 顏色信號轉(zhuǎn)換
英文描述: COLOR SIGNAL DECODER, PBGA156
封裝: 15 X 15 MM, 1.15 MM HEIGHT, LEAD FREE, PLASTIC, MS-034, SOT-472-1, BGA-156
文件頁數(shù): 126/178頁
文件大?。?/td> 988K
代理商: 935273916518
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁當(dāng)前第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁
2004 Jul 22
51
Philips Semiconductors
Product specication
Multistandard video decoder with adaptive
comb lter and component video input
SAA7118
8.4.2
HORIZONTAL SCALING
The overall horizontal required scaling factor has to be split
into a binary and a rational value according to the
equation:
where the parameter of prescaler XPSC[5:0] = 1 to 63 and
the parameter of VPD phase interpolation
XSCY[12:0] = 300 to 8191 (0 to 299 are only theoretical
values). For example, 1
3.5 is to split in 14 × 1.14286. The
binary factor is processed by the prescaler, the arbitrary
non-integer ratio is achieved via the variable phase delay
VPD circuitry, called horizontal fine scaling. The latter
calculates horizontally interpolated new samples with a
6-bit phase accuracy, which relates to less than 1 ns jitter
for regular sampling scheme. Prescaler and fine scaler
create the horizontal scaler of the SAA7118.
Using the accumulation length function of the prescaler
(XACL[5:0] A1H[5:0]), application and destination
dependent (e.g. scale for display or for a compression
machine), a compromise between visible bandwidth and
alias suppression can be determined.
8.4.2.1
Horizontal prescaler (subaddresses
A0H to A7H and D0H to D7H)
The prescaling function consists of an FIR anti-alias filter
stage and an integer prescaler, which creates an adaptive
prescale dependent low-pass filter to balance sharpness
and aliasing effects.
The FIR prefilter stage implements different low-pass
characteristics to reduce alias for downscales in the range
of 1 to 1
2. A CIF optimized filter is built-in, which reduces
artefacts for CIF output formats (to be used in combination
with the prescaler set to 1
2 scale); see Table 11.
The function of the prescaler is defined by:
An integer prescaling ratio XPSC[5:0] A0H[5:0] (equals
1 to 63), which covers the integer downscale
range 1 to 1
63
An averaging sequence length XACL[5:0] A1H[5:0]
(equals 0 to 63); range 1 to 64
A DC gain renormalization XDCG[2:0] A2H[2:0];
1 down to 1
128
The bit XC2_1[A2H[3]], which defines the weighting of
the incoming pixels during the averaging process:
– XC2_1 = 0
1 + 1...+ 1 +1
– XC2_1 = 1
1 + 2...+ 2 +1.
The prescaler creates a prescale dependent FIR low-pass,
with up to (64 + 7) filter taps. The parameter XACL[5:0]
can be used to vary the low-pass characteristic for a given
integer prescale of 1
XPSC[5:0]. The user can therefore
decide between signal bandwidth (sharpness impression)
and alias.
Equation for XPSC[5:0] calculation is:
Where:
the range is 1 to 63 (value 0 is not allowed);
Npix_in = number of input pixel, and
Npix_out = number of desired output pixel over the
complete horizontal scaler.
The use of the prescaler results in a XACL[5:0] and
XC2_1 dependent gain amplification. The amplification
can be calculated according to the equation:
DC gain = (XC2_1 + 1)
× XACL[5:0] + (1 XC2_1)
It is recommended to use sequence lengths and weights,
which results in a 2N DC gain amplification, as these
amplitudes can be renormalized by the XDCG[2:0]
controlled
shifter of the prescaler.
The renormalization range of XDCG[2:0] is 1, 1
2 down
to 1
128.
Other amplifications have to be normalized by using the
following BCS control circuitry. In these cases the
prescaler has to be set to an overall gain of
≤1, e.g. for an
accumulation sequence of ‘1 + 1 + 1’ (XACL[5:0] = 2 and
XC2_1 = 0), XDCG[2:0] must be set to ‘010’, this equals 1
4
and the BCS has to amplify the signal to 4
3 (SATN[7:0]
and CONT[7:0] value = lower integer of 4
3 × 64).
The use of XACL[5:0] is XPSC[5:0] dependent.
XACL[5:0] must be <2
× XPSC[5:0].
XACL[5:0] can be used to find a compromise between
bandwidth (sharpness) and alias effects.
H-scale ratio
output pixel
input pixel
------------------------------
=
H-scale ratio
1
XPSC[5:0]
----------------------------
1024
XSCY[12:0]
-------------------------------
×
=
XPSC[5:0]
lower integer of
Npix_in
Npix_out
-----------------------
=
1
2
N
------
相關(guān)PDF資料
PDF描述
935273916557 COLOR SIGNAL DECODER, PBGA156
935268460118 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDSO5
935268459115 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDSO5
935268459118 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDSO5
935268459125 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDSO5
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
935275527134 制造商:NXP Semiconductors 功能描述:IC BUS SWITCH OCTAL QUAD 20TSSOP
935277864112 制造商:NXP Semiconductors 功能描述:IC CPU
935278818112 制造商:NXP Semiconductors 功能描述:LCD DRVR 20DIGIT 2.5V/3.3V/5V 56-Pin VSO Tube
935280517132 制造商:NXP Semiconductors 功能描述:IC TRANSLATING BUFFER 6XSON
935281751112 制造商:NXP Semiconductors 功能描述:IC BUFFER/DVR 16BIT 3ST 48TSSOP