- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄42339 > 90E36ERGI (INTEGRATED DEVICE TECHNOLOGY INC) SPECIALTY ANALOG CIRCUIT, PQFP48 PDF資料下載
參數(shù)資料
| 型號(hào)： | 90E36ERGI |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 模擬信號(hào)調(diào)理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, PQFP48 |
| 封裝： | TQFP-48 |
| 文件頁(yè)數(shù)： | 41/75頁(yè) |
| 文件大?。?/td> | 904K |
| 代理商： | 90E36ERGI |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)當(dāng)前第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)
90E36
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
Register
46
August 24, 2011
DMACtrl
DMA Mode Interface Control
6.2.4
LAST SPI DATA REGISTER
LastSPIData
Last Read/Write SPI Value
Address: 0EH
Type: Read/Write
Default Value: 7E44H
Bit
Name
Description
15:9
ADC_CH_SEL
These bits configure the data source of the ADC channel. Each bit enables the data dumping for one ADC channel as the follow-
ing diagram shows. Set a ‘1’ to a bit enables the dumping of the corresponding ADC channel samples.
Note: I1 to phase A and I3 to phase C mapping can be swapped by configuring the I1I3Swap bit (b13, MMode0).
8
PIN_DIR_SEL
This bit configures the direction of the SDI and SDO pins.
7:6
CH_BIT_WIDTH
These bits configure the bit width for each channel.
5CLK_IDLE
This bit configures the Idle state clock level.
0: Idle low
1: Idle High
4CLK_DRV
This bit configures which edge to drive data out.
1: First edge drives data out.
0: Second edge drives data out.
3:0
CLK_DIV
Divide ratio to generate SCLK frequency from SYS_CLK. Default value is ‘100’.
Address: 0FH
Type: Read
Default Value: 0000H
Bit
Name
Description
15:0
LastSPIData15 -
LastSPIData0
This register is a special register which logs data of the previous SPI Read or Write access especially for Read/Clear registers.
This register is useful when the user wants to check the integrity of the last SPI access.
b15
b14
b13
b12
b11
b10
b9
I4
V1
I1
V2
I2
V3
I3
PIN_DIR_SEL
Master Mode
(DMA_Ctrl=1)
0
SDI→MOSI
SDO←MISO
1
SDI←MISO
SDO→MOSI
Code
Channel Bit Width
00
32 bits
01
24 bits
10
16 bits
11
reserved
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 90MMCX-S50-0-51/111 | MMCX CONNECTOR, JACK |
| 91-21SUBC/S400-A6/TR10 | T-3/4 SINGLE COLOR LED, BLUE, 1.9 mm |
| 91-21SURC/S530-A3/TR7 | T-3/4 SINGLE COLOR LED, BRILLIANT RED, 1.9 mm |
| 91-21SURC/S530-A3/TR9 | T-3/4 SINGLE COLOR LED, BRILLIANT RED, 1.9 mm |
| 91-21USRC/S530-A4/F7 | T-3/4 SINGLE COLOR LED, DARK RED, 1.9 mm |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 90E36ERGI8 | 功能描述:電流和電力監(jiān)控器、調(diào)節(jié)器 RoHS:否 制造商:STMicroelectronics 產(chǎn)品:Current Regulators 電源電壓-最大:48 V 電源電壓-最小:5.5 V 工作溫度范圍:- 40 C to + 150 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HPSO-8 封裝:Reel |
| 90E3-SERIES | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Optoelectronic |
| 90E46EMGI | 功能描述:計(jì)量片上系統(tǒng) - SoC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 處理器系列:71M6511 類型:Metering SoC 最大時(shí)鐘頻率:70 Hz 程序存儲(chǔ)器大小:64 KB 數(shù)據(jù) RAM 大小:7 KB 接口類型:UART 可編程輸入/輸出端數(shù)量:12 片上 ADC: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:LQFP-64 封裝:Reel |
| 90E46EMGI8 | 制造商:Integrated Device Technology Inc 功能描述:Energy Metering SoC 100-Pin TQFP 制造商:Integrated Device Technology Inc 功能描述:100-PIN TQFP - Tape and Reel |
| 90E9A | 制造商:NDK 制造商全稱:NDK 功能描述:crystal filter that supports surface mounting. |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。