- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄42339 > 90E36ERGI (INTEGRATED DEVICE TECHNOLOGY INC) SPECIALTY ANALOG CIRCUIT, PQFP48 PDF資料下載
參數(shù)資料
| 型號： | 90E36ERGI |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 模擬信號調(diào)理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, PQFP48 |
| 封裝： | TQFP-48 |
| 文件頁數(shù)： | 24/75頁 |
| 文件大?。?/td> | 904K |
| 代理商： | 90E36ERGI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁
90E36
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
SPI / DMA Interface
30
August 24, 2011
Figure-17 Clock Mode2 (CLK_DRV=1, CLK_IDLE=0) and Mode3 (CLK_DRV=1, CLK_IDLE=1)
For mode0 and mode1 (CLK_DRV = 0), the first edge of SCLK is
used by the slave to sample the data.
For mode2 and mode3 (CLK_DRV=1), the first edge of SCLK is used
by the master to drive out the data.
CS Deactivation for Rate Adaptation
Since the bit rate may be higher than the equivalent bit rate of the
samples (For example, for 24-bit non-frame mode, the equivalent bit-
rate is sample_rate*6*24bps). To compensate for that, the CS signal is
de-asserted to wait for the new samples and be asserted again once the
new sample arrives.
There are at least 2 SCLK clock periods for CS resume from de-
asserted state to assert state depending on the Clock Dividing Ratio and
ADC Channel Selection. During CS de-asserted state, the SCLK stays
in idle state as configured by the CLK_IDLE bit (b5, DMACtrl).
Data Frame Format and Sample Sequence in DMA Mode
The 90E36 sends the ADC samples (In 8K sample rate) continuously
in DMA mode.
The samples of all enabled ADC channels are sent out in interleaved
manner, with the sequence of I4, I1, V1, I2, V2, and I3, V3 (If any chan-
nel is disabled, remove it from the list while maintaining the sequence of
the other channels). Figure-18 shows an example of the sample
sequence when the ADC_CH_SEL[15:9] bits (b15~9, DMACtrl) are con-
figured to be ‘0101001’.
Figure-18 Sample Sequence Example
Bit Sequence
The samples sent over the interfaces are the processed data accord-
ing to the CH_BITWIDTH[7:6] bits (b7~6, DMACtrl). All the samples sent
are MSB first. Figure-19 shows an example of sample bit sequence for
32-bit sample bit width.
CLOCK Cycle #
SCLK
(CLK_IDLE=0)
SCLK
(CLK_IDLE=1)
SDI/SDO
CS
1
234
N-2
N
N-1
Samples on
MOSI
CS
I1
I2
V3
I1
I2
V3
I1
I2
V3
Samples 1
T=125s
Samples 2
Samples N
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 90MMCX-S50-0-51/111 | MMCX CONNECTOR, JACK |
| 91-21SUBC/S400-A6/TR10 | T-3/4 SINGLE COLOR LED, BLUE, 1.9 mm |
| 91-21SURC/S530-A3/TR7 | T-3/4 SINGLE COLOR LED, BRILLIANT RED, 1.9 mm |
| 91-21SURC/S530-A3/TR9 | T-3/4 SINGLE COLOR LED, BRILLIANT RED, 1.9 mm |
| 91-21USRC/S530-A4/F7 | T-3/4 SINGLE COLOR LED, DARK RED, 1.9 mm |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 90E36ERGI8 | 功能描述:電流和電力監(jiān)控器、調(diào)節(jié)器 RoHS:否 制造商:STMicroelectronics 產(chǎn)品:Current Regulators 電源電壓-最大:48 V 電源電壓-最小:5.5 V 工作溫度范圍:- 40 C to + 150 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HPSO-8 封裝:Reel |
| 90E3-SERIES | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Optoelectronic |
| 90E46EMGI | 功能描述:計量片上系統(tǒng) - SoC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 處理器系列:71M6511 類型:Metering SoC 最大時鐘頻率:70 Hz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:7 KB 接口類型:UART 可編程輸入/輸出端數(shù)量:12 片上 ADC: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:LQFP-64 封裝:Reel |
| 90E46EMGI8 | 制造商:Integrated Device Technology Inc 功能描述:Energy Metering SoC 100-Pin TQFP 制造商:Integrated Device Technology Inc 功能描述:100-PIN TQFP - Tape and Reel |
| 90E9A | 制造商:NDK 制造商全稱:NDK 功能描述:crystal filter that supports surface mounting. |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。