2006 Teridian Semiconductor Corporation Rev. 2" />
參數(shù)資料
型號(hào)： 78P2352-IGTR/F
廠商： Maxim Integrated Products
文件頁數(shù)： 8/42頁
文件大?。?/td> 0K
描述： IC LIU SDH SONET 2CH 128-LQFP
產(chǎn)品培訓(xùn)模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝： 1,000
類型： 線路接口裝置（LIU）
驅(qū)動(dòng)器/接收器數(shù)： 2/2
規(guī)程： E4，OC-3，STM1-E
電源電壓： 3.15 V ~ 3.45 V
安裝類型： 表面貼裝
封裝/外殼： 128-LQFP 裸露焊盤
供應(yīng)商設(shè)備封裝： 128-LQFP-EP（14x14）
包裝： 帶卷 (TR)
78P2352
Dual Channel
OC-3/ STM1-E/ E4 LIU
Page: 16 of 42
2006 Teridian Semiconductor Corporation
Rev. 2.4
PIN DESCRIPTION
LEGEND
TYPE
DESCRIPTION
TYPE
DESCRIPTION
A
Analog Pin
(Tie unused pins to ground)
PO
LVPECL-Compatible Differential Output
(Tie unused pins to supply or leave floating)
CIT
3-State CMOS Digital Input
CO
CMOS Digital Output
(Leave unused pins floating)
CI
CMOS Digital Input
(Tie unused pins to ground)
COZ
CMOS Tristate Digital Output
(Leave unused pins floating)
CIU
CMOS Digital Input w/ Pull-up
OD
Open-drain Digital Output
(Leave unused pins floating)
CID
CMOS Digital Input w/ Pull-down
S
Supply
CIS
CMOS Schmitt Trigger Input
(Tie unused pins to ground)
G
Ground
PI
LVPECL-Compatible Differential Input
(Tie unused pins to ground)
TRANSMITTER PINS
NAME
PIN
TYPE
DESCRIPTION
PIx0D
PIx1D
PIx2D
PIx3D
31, 66
32, 65
33, 64
34, 63
CI
Transmit (Parallel Mode) Data Input:
Four-bit CMOS parallel (nibble) inputs. Data is latched in on the rising edge
(default) of the transmit parallel clock and serialized with the MSB (PIx3D)
transmitted first.
PIxCK
30, 67
CIS
Transmit (Parallel Mode) Clock Input:
A 34.816 MHz (E4) or 38.88 MHz (STM1) CMOS clock input that must be
source synchronous with the reference clock supplied at the CKREFP/N pins.
Used only in Slave Parallel Mode and Loop-timing Parallel Mode.
PTOxCK
35, 62
CO
Transmit (Parallel Mode) Clock Output:
A 34.816 MHz (E4) or 38.88 MHz (STM1) CMOS clock output that is
intended to latch in synchronous parallel data. Active during reset. Used only
in Master Parallel Mode (output disabled in all other transmit modes).
SIxDP
SIxDN
10, 87
11, 86
PI
Transmit (Serial Mode) Data Input:
Differential NRZ data input. See Transmitter Operation section for more info
on different clocking/timing modes.
SIxCKP
SIxCKN
7, 90
8, 89
PI
Transmit (Serial Mode) Clock Input:
A 155.52MHz synchronous differential input clock used to clock in the serial
NRZ data. By default, data is clocked in on the rising edge of SIxCKP.
CMIxP
CMIxN
121, 104
122, 103
A
Transmit (Serial Mode) CMI Data Output:
A CMI encoded data signal conforming to the relevant ITU-T G.703 pulse
templates when properly terminated and transformer coupled to 75 cable.
Outputs are tri-stated when transmitter is disabled. Active, but undefined
during reset.
TXxCKP
TXxCKN
124, 101
125, 100
PO
Transmit (Serial Mode) Clock Output:
A 2x line rate LVPECL clock output used to clock out the transmit CMI data.
Used for diagnostics or far end re-timing. Active during reset.
ECLxP
ECLxN
127, 98
128, 97
PO
Transmit (Serial Mode) LVPECL Data Output:
Transmit NRZ data outputs used for interfacing with optical transceiver
modules when in Fiber (NRZ) mode.
相關(guān)PDF資料
PDF描述
VE-26V-IU-F3 CONVERTER MOD DC/DC 5.8V 200W
MC100EP16FDG IC RCVR/DRVR ECL DIFF 5V 8SOIC
DS26303L-75+A3 IC LIU E1/T1/J1 3.3V 144-ELQFP
MS27474E14B15P CONN RCPT 15POS JAM NUT W/PINS
D38999/26FH55PA CONN PLUG 55POS STRAIGHT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
78P236-IP 制造商:SSI 功能描述:
78P47404T15 制造商:n/a 功能描述:0.47MFD 400VDC caps
78P7200 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Line Interface Unit
78P7200IH 制造商:TDK CORPORATION OF AMERICA 功能描述:Line Interface 28-Pin PLCC
78P7200-IH 制造商:TDK 功能描述:Line Interface 28-Pin PLCC
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*