2006 Teridian Semiconductor Corporation Rev. 2" />
參數(shù)資料
型號(hào): 78P2352-IGTR/F
廠商: Maxim Integrated Products
文件頁數(shù): 26/42頁
文件大?。?/td> 0K
描述: IC LIU SDH SONET 2CH 128-LQFP
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 1,000
類型: 線路接口裝置(LIU)
驅(qū)動(dòng)器/接收器數(shù): 2/2
規(guī)程: E4,OC-3,STM1-E
電源電壓: 3.15 V ~ 3.45 V
安裝類型: 表面貼裝
封裝/外殼: 128-LQFP 裸露焊盤
供應(yīng)商設(shè)備封裝: 128-LQFP-EP(14x14)
包裝: 帶卷 (TR)
78P2352
Dual Channel
OC-3/ STM1-E/ E4 LIU
Page: 32 of 42
2006 Teridian Semiconductor Corporation
Rev. 2.4
(Note 1)
0.60
0.55
0.50
0.45
0.40
0.05
-0.05
-0.50
-0.55
-0.60
-0.45
-0.40
(Note 1)
Nominal
Zero Level
(Note 2)
6.43ns
0.1ns
1ns
1.608ns
1ns
Nominal
Pulse
V
3.215ns
1.2ns
3.215ns
1.608ns
1ns
0.5ns
Note 1 – The maximum “steady state” amplitude should not exceed the 0.55V limit. Overshoots and other transients are permitted to fall into
the shaded area bounded by the amplitude levels 0.55V and 0.6V, provided that they do not exceed the steady state level by more than
0.05V.
Note 2 – For all measurements using these masks, the signal should be AC coupled, using a capacitor of not less than 0.01
F, to the input of
the oscilloscope used for measurements. The nominal zero level for both masks should be aligned with the oscilloscope trace with no input
signal. With the signal then applied, the vertical position of the trace can be adjusted with the objective of meeting the limits of the masks. Any
such adjustment should be the same for both masks and should not exceed
±0.05V. This may be checked by removing the input signal again
and verifying that the trace lies with
±0.05V of the nominal zero level of the masks.
Note 3 – Each pulse in a coded pulse sequence should meet the limits of the relevant mask, irrespective of the state of the preceding or
succeeding pulses, with both pulse masks fixed in the same relation to a common timing reference, i.e. with their nominal start and finish
edges coincident. The masks allow for HF jitter caused by intersymbol interference in the output stage, but not for jitter present in the timing
signal associated with the source of the interface signal. When using an oscilloscope technique to determine pulse compliance with the mask,
it is important that successive traces of the pulses overlay in order to suppress the effects of low frequency jitter. This can be accomplished by
several techniques [e.g. a) triggering the oscilloscope on the measured waveform or b) providing both the oscilloscope and the pulse output
circuits with the same clock signal].
Note 4 – For the purpose of these masks, the rise time and decay time should be measured between –0.4V and 0.4V, and should not exceed
2ns.
Note 5 –The inverse pulse will have the same characteristics, noting that the timing tolerance at the level of the negative and positive
transitions are
± 0.1ns and ±0.5ns respectively.
Figure 14 – Mask of a Pulse corresponding to a binary One in STS-3/STM-1 mode
相關(guān)PDF資料
PDF描述
VE-26V-IU-F3 CONVERTER MOD DC/DC 5.8V 200W
MC100EP16FDG IC RCVR/DRVR ECL DIFF 5V 8SOIC
DS26303L-75+A3 IC LIU E1/T1/J1 3.3V 144-ELQFP
MS27474E14B15P CONN RCPT 15POS JAM NUT W/PINS
D38999/26FH55PA CONN PLUG 55POS STRAIGHT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
78P236-IP 制造商:SSI 功能描述:
78P47404T15 制造商:n/a 功能描述:0.47MFD 400VDC caps
78P7200 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Line Interface Unit
78P7200IH 制造商:TDK CORPORATION OF AMERICA 功能描述:Line Interface 28-Pin PLCC
78P7200-IH 制造商:TDK 功能描述:Line Interface 28-Pin PLCC