- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360463 > 74HC7404N (NXP SEMICONDUCTORS) 5-Bit x 64-word FIFO register; 3-state PDF資料下載
參數(shù)資料
| 型號(hào)： | 74HC7404N |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | FIFO |
| 英文描述： | 5-Bit x 64-word FIFO register; 3-state |
| 中文描述： | 64 X 5 OTHER FIFO, 98 ns, PDIP18 |
| 封裝： | PLASTIC, DIP-18 |
| 文件頁數(shù)： | 2/28頁 |
| 文件大?。?/td> | 131K |
| 代理商： | 74HC7404N |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
September 1993
2
Philips Semiconductors
Product specification
5-Bit x 64-word FIFO register; 3-state
74HC/HCT7404
FEATURES
Synchronous or asynchronous operation
3-state outputs
30 MHz (typical) shift-in and shift-out rates
Readily expandable in word and bit dimensions
Pinning arranged for easy board layout: input pins
directly opposite output pins
Output capability: driver (8 mA)
I
CC
category: LSI.
APPLICATIONS
High-speed disc or tape controller
Communications buffer.
GENERAL DESCRIPTION
The 74HC/HCT7404 are high-speed Si-gate CMOS
devices specified in compliance with JEDEC standard
no.7A.
The “7404” is an expandable, First-In First-Out (FIFO)
memory organized as 64 words by 5 bits. A guaranteed
15 MHz data-rate makes it ideal for high-speed
applications. A higher data-rate can be obtained in
applications where the status flags are not used
(burst-mode).
With separate controls for shift-in (SI) and shift-out (SO),
reading and writing operations are completely
independent, allowing synchronous and asynchronous
data transfers. Additional controls include a master-reset
input (MR), an output enable input (OE) and flags. The
data-in-ready (DIR) and data-out-ready (DOR) flags
indicate the status of the device.
QUICK REFERENCE DATA
GND = 0 V; T
amb
= 25
°
C; t
r
= t
f
= 6 ns.
Note
1.
For HC the condition is V
I
= GND to V
CC
.
For HCT the condition is V
I
= GND to V
CC
1.5 V.
ORDERING INFORMATION
SYMBOL
PARAMETER
CONDITIONS
TYP.
UNIT
HC
HCT
t
PHL
/t
PLH
f
max
C
I
C
PD
propagation delay SO, SI to DIR and DOR
maximum clock frequency
input capacitance
power dissipation capacitance per package
C
L
= 15 pF; V
CC
= 5 V
15
30
3.5
475
17
30
3.5
490
ns
MHz
pF
pF
note 1
EXTENDED
TYPE NUMBER
PACKAGE
PINS
PIN POSITION
MATERIAL
CODE
74HC/HCT7404N
74HC/HCT7404D
18
20
DIL
SO20
plastic
plastic
SOT102
SOT163A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74HCT7404 | Dual 4-Input Positive-NAND Gates 14-TSSOP -40 to 85 |
| 74HCT7404D | 5-Bit x 64-word FIFO register; 3-state |
| 74HCT7404N | 5-Bit x 64-word FIFO register; 3-state |
| 74HC74 | Dual D-type flip-flop with set and reset; positive-edge trigger |
| 74HC7540 | Octal Schmitt trigger buffer/line driver; 3-state; inverting |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74HC747 | 制造商:NXP Semiconductors 功能描述: |
| 74HC74A | 功能描述:DIE CM FLIP-FLOP DUAL D 制造商:fairchild/micross components 系列:74HC 零件狀態(tài):有效 標(biāo)準(zhǔn)包裝:25 |
| 74HC74ADTR2 | 制造商:ON Semiconductor 功能描述: |
| 74HC74AM | 制造商:Texas Instruments 功能描述: |
| 74HC74AP | 制造商:. 功能描述: 制造商:Toshiba America Electronic Components 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。