- 您現在的位置：買賣IC網 > PDF目錄360436 > 74F50729 (NXP Semiconductors N.V.) Synchronizing dual D-type flip-flop with edge-triggered set and reset with metastable immune characteristics PDF資料下載
參數資料
| 型號： | 74F50729 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Synchronizing dual D-type flip-flop with edge-triggered set and reset with metastable immune characteristics |
| 中文描述： | 同步雙D型觸發(fā)器具有邊觸發(fā)器觸發(fā)并以穩(wěn)免疫特色復位 |
| 文件頁數： | 2/12頁 |
| 文件大?。?/td> | 94K |
| 代理商： | 74F50729 |
Philips Semiconductors
Product specification
74F50729
Synchronizing dual D-type flip-flop with edge-triggered
set and reset and metastable immune characteristics
2
1990 Sep 14
853-1390 00420
FEATURES
Metastable immune characteristics
Output skew less than 1.5ns
High source current (I
OH
= 15mA) ideal for clock driver
applications
See 74F5074 for synchronizing dual D–type flip–flop
See 74F50109 for synchronizing dual J–K positive
edge–triggered flip–flop
See 74F50728 for synchronizing cascaded dual D–type flip–flop
Industrial temperature range available (–40
°
C to +85
°
C)
DESCRIPTION
The 74F50729 is a dual positive edge–triggered D–type featuring
individual data, clock, set and reset inputs; also true and
complementary outputs.
The 74F50729 is designed so that the outputs can never display a
metastable state due to setup and hold time violations. If setup time
and hold time are violated the propagation delays may be extended
beyond the specifications but the outputs will not glitch or display a
metastable state. Typical metastability parameters for the 74F50729
are:
τ 135
ps and
τ
9.8 X 10
6
sec where
τ
represents a function
of the rate at which a latch in a metastable state resolves that
condition and T
o
represents a function of the measurement of the
propensity of a latch to enter a metastable state.
Set (SDn) and reset (RDn) are asynchronous positive–edge
triggered inputs and operate independently of the clock (CPn) input.
Data must be stable just one setup time prior to the low–to–high
transition of the clock for guaranteed propagation delays.
Clock triggering occurs at a voltage level and is not directly related
to the transition time of the positive–going pulse. Following the hold
time interval, data at the Dn input may be changed without affecting
the levels of the output.
PIN CONFIGURATION
14
13
12
11
10
9
8
7
6
5
4
3
2
1
GND
V
CC
SD1
Q1
Q1
CP1
RD1
D1
RD0
D0
Q0
CP0
SD0
Q0
SF00611
TYPE
TYPICAL f
MAX
120 MHz
TYPICAL SUPPLY
CURRENT (TOTAL)
74F50729
19mA
ORDERING INFORMATION
ORDER CODE
COMMERCIAL RANGE
V
CC
= 5V
±
10%,
T
amb
= 0
°
C to +70
°
C
N74F50729N
INDUSTRIAL RANGE
V
CC
= 5V
±
10%,
T
amb
= –40
°
C to +85
°
C
I74F50729N
DESCRIPTION
PKG DWG #
14–pin plastic DIP
SOT27-1
14–pin plastic SO
N74F50729D
I74F50729D
SOT108-1
INPUT AND OUTPUT LOADING AND FAN OUT TABLE
PINS
DESCRIPTION
74F (U.L.) HIGH/
LOW
LOAD VALUE HIGH/
LOW
D0, D1
Data inputs
1.0/0.417
20
μ
A/250
μ
A
20
μ
A/20
μ
A
20
μ
A/20
μ
A
20
μ
A/20
μ
A
15mA/20mA
CP0, CP1
Clock inputs (active rising edge)
1.0/1.0
SD0, SD1
Set inputs (active rising edge)
1.0/1.0
RD0, RD1
Reset inputs (active rising edge)
1.0/1.0
Q0, Q1, Q0, Q1
NOTE:
One (1.0) FAST unit load is defined as: 20
μ
A in the high state and 0.6mA in the low state.
Data outputs
750/33
相關PDF資料 |
PDF描述 |
|---|---|
| 74F5074 | Synchronizing dual D-type flip-flop/clock driver(同步雙D觸發(fā)器/時鐘驅動器) |
| 74F51SCX | 2/2-input and 3/3-input AND-NOR Gate |
| 74F51SJX | 2/2-input and 3/3-input AND-NOR Gate |
| 74F51 | Dual 2-wide 2-input, 2-wise 3-input AND-OR-invert gate(雙2位寬，2輸入，2方式 ，3輸入與或非門) |
| 74F521DC | Identity Comparator |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 74F5074 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Synchronizing dual D-type flip-flop/clock driver |
| 74F5074D | 制造商:SGS 功能描述:74F5074 SGS S1I2B 制造商:NXP Semiconductors 功能描述: |
| 74F5074N | 制造商:NXP Semiconductors 功能描述: |
| 74F51 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual 2-wide 2-input, 2-wise 3-input AND-OR-invert gate |
| 74F51 WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。