參數(shù)資料
型號: 73S1210F-68MR/F/PH
廠商: Maxim Integrated
文件頁數(shù): 119/126頁
文件大小: 0K
描述: IC SOC SMART CARD READER 68QFN
標(biāo)準(zhǔn)包裝: 2,500
系列: *
73S1210F Data Sheet
DS_1210F_001
92
Rev. 1.4
Protocol Mode Register (SPrtcol): 0xFE0D
0x03
This register determines the protocol to be use when communicating with the selected smart card. This
register should be updated as required when switching between smart card interfaces.
Table 85: The SPrtcol Register
MSB
LSB
SCISYN
MOD9/8B
SCESYN
0
TMODE
CRCEN
CRCMS
RCVATR
Bit
Symbol
Function
SPrtcol.7
SCISYN
Smart Card Internal Synchronous mode - Configures internal smart card
interface for synchronous mode. This mode routes the internal interface
buffers for RST, IO, C4, C8 to the SCCtl register bits for direct firmware
control. CLK is generated by the ETU counter.
SPrtcol.6
MOD9/8B
Synchronous 8/9 bit mode select - For sync mode, in protocols with 9-bit
words, set this bit. The first eight bits read go into the RX FIFO and the
ninth bit read will be stored in the IO (or SIO) data bit of the SRXCtl register.
SPrtcol.5
SCESYN
Smart Card External Synchronous mode - Configures External Smart Card
interface for synchronous mode. This mode routes the external smart card
interface buffers for SIO to SCECtl register bits for direct firmware control.
SCLK is generated by the ETU counter.
SPrtcol.4
0
Reserved bit, must always be set to 0.
SPrtcol.3
TMODE
Protocol mode select - 0: T=0, 1: T=1. Determines which smart card
protocol is to be used during message processing.
SPrtcol.2
CRCEN
CRC Enable – 1 = Enabled, 0 = Disabled. Enables the checking/generation
of CRC/LRC while in T=1 mode. Has no effect in T=0 mode. If enabled and
a message is being transmitted to the smart card, the CRC/LRC will be
inserted into the message stream after the last TX byte is transmitted to the
smart card. If enabled, CRC/LRC will be checked on incoming messages
and the value made available to the firmware via the CRC LS/MS registers.
SPrtcol.1
CRCMS
CRC Mode Select – 1 = CRC, 0 = LRC. Determines type of checking
algorithm to be used.
SPrtcol.0
RCVATR
Receive ATR – 1 = Enable ATR timeout, 0 = Disable ATR timeout. Set by
firmware after the smart card has been turned on and the hardware is
expecting ATR.
相關(guān)PDF資料
PDF描述
FQD1N80TM MOSFET N-CH 800V 1A DPAK
73S1210F-68MR/F/PG IC SOC SMART CARD READER 68QFN
XRCWHT-L1-0000-00601 LED COOL WHITE 500MA 7X9 SMD
73S1210F-44M/F/PC IC SOC SMART CARD READER 44QFN
XRCWHT-L1-0000-00403 LED COOL WHITE 500MA 7X9 SMD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
73S1210F-EB 功能描述:開發(fā)板和工具包 - 8051 73S1210F Eval Brd (Doc. Cd, Cable) RoHS:否 制造商:Silicon Labs 產(chǎn)品:Development Kits 工具用于評估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓:
73S1210F-EB-Lite 功能描述:開發(fā)板和工具包 - 8051 73S1210F Eval Brd Lite w/Doc Cd, Cable RoHS:否 制造商:Silicon Labs 產(chǎn)品:Development Kits 工具用于評估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓:
73S1210F-EB-LiteMS 功能描述:開發(fā)板和工具包 - 8051 73S1210F Eval Brd Lite + Multi Sam RoHS:否 制造商:Silicon Labs 產(chǎn)品:Development Kits 工具用于評估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓:
73S1215F 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:80515 System-on-Chip with USB, ISO 7816 / EMV, PINpad and More
73S1215F-44IM/F 功能描述:8位微控制器 -MCU 80515 SoC w/USB & PINpad RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT