- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄33779 > 440GP (Applied Micro Circuits Corp.) Power PC 440GP Embedded Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | 440GP |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | Power PC 440GP Embedded Processor |
| 中文描述： | 440GP的Power PC嵌入式處理器 |
| 文件頁(yè)數(shù)： | 58/83頁(yè) |
| 文件大小： | 773K |
| 代理商： | 440GP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)當(dāng)前第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)
440GP – Power PC 440GP Embedded Processor
AMCC
61
Revision 1.07 – October 4, 2007
Data Sheet
Spread Spectrum Clocking
Care must be taken when using a spread spectrum clock generator (SSCG) with the PPC440GP. This controller
uses a PLL for clock generation inside the chip. The accuracy with which the PLL follows the SSCG is referred to
as tracking skew. The PLL bandwidth and phase angle determine how much tracking skew there is between the
SSCG and the PLL for a given frequency deviation and modulation frequency. When using an SSCG with the
PPC440GP the following conditions must be met:
The frequency deviation must not violate the minimum clock cycle time. Therefore, when operating the
PPC440GP with one or more internal clocks at their maximum supported frequency, the SSCG can only lower
the frequency.
The maximum frequency deviation cannot exceed
3%, and the modulation frequency cannot exceed 40kHz.
In some cases, on-board PPC440GP peripherals impose more stringent requirements.
Use the Peripheral Bus Clock for logic that is synchronous to the peripheral bus since this clock tracks the
modulation.
Use the DDR SDRAM MemClkOut since it also tracks the modulation.
Notes:
1. The serial port baud rates are synchronous to the modulated clock. The serial port has a tolerance of
approximately 1.5% on baud rate before framing errors begin to occur. The 1.5% tolerance assumes that
the connected device is running at precise baud rates.
2. Ethernet operation is unaffected.
3. IIC operation is unaffected.
Important: It is up to the system designer to ensure that any SSCG used with the PPC440GP meets the above
requirements and does not adversely affect other aspects of the system.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 440GRX | PowerPC 440GRx Embedded Processor |
| 440GR | Power PC 440GR Embedded Processor |
| 440GX | Power PC 440GX Embedded Processor |
| 440SPE | PowerPC 440SPe Embedded Processor |
| 440SP | PowerPC 440SP Embedded Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 440GR | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:Power PC 440GR Embedded Processor |
| 440GRX | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerPC 440GRx Embedded Processor |
| 440GS001NF1934-4 | 功能描述:環(huán)形MIL規(guī)格后蓋 CRIMIP RING ADPTR DC STRAIGHT RoHS:否 制造商:Amphenol PCD MIL 類型:MIL-DTL-38999 III, IV 系列:AS85049 產(chǎn)品類型:Environmental EMI/RFI Backshells 外殼類型:Straight 外殼大小:18 外殼材質(zhì):Aluminum Alloy |
| 440GS001NF2535-4 | 功能描述:環(huán)形MIL規(guī)格后蓋 CRIMIP RING ADPTR DC STRAIGHT RoHS:否 制造商:Amphenol PCD MIL 類型:MIL-DTL-38999 III, IV 系列:AS85049 產(chǎn)品類型:Environmental EMI/RFI Backshells 外殼類型:Straight 外殼大小:18 外殼材質(zhì):Aluminum Alloy |
| 440GS031B2912-4 | 制造商:Glenair Inc 功能描述:Shrink Boot Adapters 180° 29 Shell Size Olive Drab Cadmium Aluminum Direct 制造商:Glenair 功能描述:Shrink Boot Adapters 180° 29 Shell Size Olive Drab Cadmium Aluminum Direct |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。