參數(shù)資料
型號(hào): 440GP
廠商: Applied Micro Circuits Corp.
英文描述: Power PC 440GP Embedded Processor
中文描述: 440GP的Power PC嵌入式處理器
文件頁數(shù): 46/83頁
文件大小: 773K
代理商: 440GP
440GP – Power PC 440GP Embedded Processor
50
AMCC
Revision 1.07 – October 4, 2007
Data Sheet
EMCTxEn,
EMC0TxEn
MII: Transmit data enabled
RMII 0: Transmit data enabled
O
5V tolerant
3.3V LVTTL
EMCTxErr,
EMC1TxEn
MII: Transmit error:
RMII: Transmit data enabled
O
5V tolerant
3.3V LVTTL
External Slave Peripheral Interface
DMAAck0:3
Used by the PPC440GP to indicate that data transfers have
occurred.
O
5V tolerant
3.3V LVTTL
DMAReq0:3
Used by slave peripherals to indicate they are prepared to transfer
data.
I
5V tolerant
3.3V LVTTL
1, 5
EOT0:3/TC0:3
End Of Transfer/Terminal Count.
I/O
5V tolerant
3.3V LVTTL
1, 5
PerAddr00:31
Peripheral address bus used by PPC440GP when not in external
master mode, otherwise used by external master.
Note: PerAddr00 is the most significant bit (msb) on this bus.
I/O
5V tolerant
3.3V LVTTL
1
PerWBE0:3
External peripheral data bus byte enables.
I/O
5V tolerant
3.3V LVTTL
1, 2
PerBLast
Used by either the peripheral controller, DMA controller, or
external master to indicates the last transfer of a memory access.
I/O
5V tolerant
3.3V LVTTL
1, 4
PerCS0:7
External peripheral device select.
O
5V tolerant
3.3V LVTTL
2
PerData00:31
Peripheral data bus used by PPC440GP when not in external
master mode, otherwise used by external master.
Note: PerData00 is the most significant bit (msb) on this bus.
I/O
5V tolerant
3.3V LVTTL
1
PerOE
Used by either peripheral controller or DMA controller depending
upon the type of transfer involved. When the PPC440GP is the
bus master, it enables the selected device to drive the bus.
O
5V tolerant
3.3V LVTTL
2
PerPar0:3
External peripheral data bus byte parity.
I/O
5V tolerant
3.3V LVTTL
1
PerReady
Used by a peripheral slave to indicate it is ready to transfer data.
I
5V tolerant
3.3V LVTTL
PerR/W
Used by the PPC440GP when not in external master mode, as
output by either the peripheral controller or DMA controller
depending upon the type of transfer involved. High indicates a
read from memory, low indicates a write to memory.
Otherwise, it used by the external master as an input to indicate
the direction of transfer.
I/O
5V tolerant
3.3V LVTTL
1, 2
PerWE
Write Enable. Low when any of the four PerWBE0:3 signals are
low.
O
5V tolerant
3.3V LVTTL
2
Signal Functional Description (Sheet 3 of 7)
Notes:
1. Receiver input has hysteresis
2. Must pull up (recommended value is 3k
Ω to 3.3V, 10kΩ to 5V)
3. Must pull down (recommended value is 1k
Ω)
4. If not used, must pull up (recommended value is 3k
Ω to 3.3V)
5. If not used, must pull down (recommended value is 1k
Ω)
6. Strapping input during reset; pull-up or pull-down required
Signal Name
Description
I/O
Type
Notes
相關(guān)PDF資料
PDF描述
440GRX PowerPC 440GRx Embedded Processor
440GR Power PC 440GR Embedded Processor
440GX Power PC 440GX Embedded Processor
440SPE PowerPC 440SPe Embedded Processor
440SP PowerPC 440SP Embedded Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
440GR 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:Power PC 440GR Embedded Processor
440GRX 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerPC 440GRx Embedded Processor
440GS001NF1934-4 功能描述:環(huán)形MIL規(guī)格后蓋 CRIMIP RING ADPTR DC STRAIGHT RoHS:否 制造商:Amphenol PCD MIL 類型:MIL-DTL-38999 III, IV 系列:AS85049 產(chǎn)品類型:Environmental EMI/RFI Backshells 外殼類型:Straight 外殼大小:18 外殼材質(zhì):Aluminum Alloy
440GS001NF2535-4 功能描述:環(huán)形MIL規(guī)格后蓋 CRIMIP RING ADPTR DC STRAIGHT RoHS:否 制造商:Amphenol PCD MIL 類型:MIL-DTL-38999 III, IV 系列:AS85049 產(chǎn)品類型:Environmental EMI/RFI Backshells 外殼類型:Straight 外殼大小:18 外殼材質(zhì):Aluminum Alloy
440GS031B2912-4 制造商:Glenair Inc 功能描述:Shrink Boot Adapters 180° 29 Shell Size Olive Drab Cadmium Aluminum Direct 制造商:Glenair 功能描述:Shrink Boot Adapters 180° 29 Shell Size Olive Drab Cadmium Aluminum Direct