- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368957 > 28F160F3 5V/3.3V or Adjustable, Low-Dropout, Low-IQ, 500mA Linear Regulators PDF資料下載
參數(shù)資料
| 型號： | 28F160F3 |
| 英文描述： | 5V/3.3V or Adjustable, Low-Dropout, Low-IQ, 500mA Linear Regulators |
| 中文描述： | 快速啟動塊閃存的8和16兆比特 |
| 文件頁數(shù)： | 32/47頁 |
| 文件大?。?/td> | 277K |
| 代理商： | 28F160F3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
FAST BOOT BLOCK DATASHEET
E
32
PRODUCT PREVIEW
8.5
AC Characteristics
—Read-Only Operations
(1,6)
—
Extended Temperature
Product
–95
–120
V
CC
Notes
3.0 V–3.6 V 2.7 V–3.6 V
2.7 V–3.6 V
#
Sym
Parameter
Min
Max
Min
Max
Min
Max Unit
R1
t
CLK
CLK Period
15
15
15
ns
R2
t
CH
(t
CL
)
CLK High (Low) Time
2.5
2.5
2.5
ns
R3
t
CHCL
CLK Fall (Rise) Time
5
5
5
ns
R4
t
AVCH
Address Valid Setup to CLK
7
7
7
ns
R5
t
VLCH
ADV# Low Setup to CLK
7
7
7
ns
R6
t
ELCH
CE# Low Setup to CLK
7
7
7
ns
R7
t
CHQV
CLK to Output Delay
14
16
23
ns
R8
t
CHQX
Output Hold from CLK
5
5
5
ns
R9
t
CHAX
Address Hold from CLK
3
10
10
10
ns
R10
t
CHTL
CLK to WAIT# delay
5
13
16
23
ns
R11
t
AVVH
Address Setup to ADV# High
10
10
10
ns
R12
t
ELVH
CE# Low to ADV# High
10
10
10
ns
R13
t
AVQV
Address to Output Delay
90
95
120
ns
R14
t
ELQV
CE# Low to Output Delay
2
90
95
120
ns
R15
t
VLQV
ADV# Low to Output Delay
90
95
120
ns
R16
t
VLVH
ADV# Pulse Width Low
10
10
10
ns
R17
t
VHVL
ADV# Pulse Width High
4
10
10
10
ns
R18
t
VHAX
Address Hold from ADV# High
3
3
3
3
ns
R19
t
APA
Page Address Access Time
21
23
30
ns
R20
t
GLQV
OE# Low to Output Delay
25
25
30
ns
R21
t
RHQV
RST# High to Output Delay
600
600
600
ns
R22
t
EHQZ
t
GHQZ
CE# or OE# High to Output in
High Z, Whichever Occurs First
4
25
25
25
ns
R23
t
OH
Output Hold from Address,
CE#, or OE# Change,
Whichever Occurs First
4
0
0
0
ns
NOTES:
1.
2.
3.
4.
5.
6.
See AC Input/Output Reference Waveform for timing measurements and maximum allowable input slew rate.
OE# may be delayed up to t
ELQV
–t
GLQV
after the falling edge of CE# without impact on t
ELQV
.
Address hold in synchronous burst-mode is defined as t
CHAX
or t
VHAX
, whichever timing specification is satisfied first.
Sampled, not 100% tested.
Output loading on WAIT# equals 15 pF.
Data bus voltage must be less than or equal to V
CCQ
when a read operation is initiated to guarantee AC specifications.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 28F800F3 | 3 Volt Fast Boot Block Flash Memory(3 V 8M位快速引導(dǎo)塊閃速存儲器) |
| 28F160F3 | 16MBIT Fast Boot Block Flash Memory(16兆位的快速引導(dǎo)塊閃速存儲器) |
| 28F2001BX-T | 5V/3.3V or Adjustable, Low-Dropout, Low-IQ, 500mA Linear Regulators |
| 28F256 | FASTENERS, TIES CABLE |
| 28F256 | 256 Kilobit (32 K x 8-Bit) CMOS 12.0 Volt, Bulk Erase Flash Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 28F160F3B95 | 制造商:Intel 功能描述: |
| 28F160S3 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:WORD-WIDE FlashFile MEMORY FAMILY |
| 28F160S3HTL10A | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 28F160S3HT-L10A | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 28F160S3HT-L75A | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。