![](http://datasheet.mmic.net.cn/380000/-PD78196Y_datasheet_16744919/-PD78196Y_19.png)
19
LIST OF FIGURES (2/5)
Figure No.
Title
Page
7-4.
7-5.
7-6.
7-7.
7-8.
Format of Subclock Control Register ...................................................................................................... 109
External Circuit of Main System Clock Oscillator.................................................................................... 110
External Circuit of Subsystem Clock Oscillator....................................................................................... 111
Unacceptable Resonator Connections.................................................................................................... 112
Switching between System Clock and CPU Clock.................................................................................. 116
8-1.
8-2.
8-3.
8-4.
8-5.
8-6.
8-7.
8-8.
Block Diagram of Clock Generation Circuit............................................................................................. 118
Format of Processor Clock Control Register........................................................................................... 119
Format of Suboscillation Mode Register ................................................................................................. 120
Format of Subclock Control Register ...................................................................................................... 121
External Circuit of Main System Clock Oscillator.................................................................................... 122
External Circuit of Subsystem Clock Oscillator....................................................................................... 123
Unacceptable Resonator Connections.................................................................................................... 124
Switching between System Clock and CPU Clock.................................................................................. 130
9-1.
9-2.
9-3.
9-4.
9-5.
9-6.
9-7.
9-8.
9-9.
9-10.
9-11.
9-12.
Block Diagram of 16-Bit Timer Counter 90.............................................................................................. 134
Format of 16-Bit Timer Mode Control Register 90 .................................................................................. 137
Format of Buzzer Output Control Register 90......................................................................................... 138
Format of Port Mode Register 3.............................................................................................................. 139
Settings of 16-Bit Timer Mode Control Register 90 at Timer Interrupt Operation ................................... 140
Timing of Timer Interrupt Operation........................................................................................................ 141
Settings of 16-Bit Timer Mode Control Register 90 at Timer Output Operation...................................... 142
Timer Output Timing ............................................................................................................................... 142
Setting Contents of 16-Bit Timer Mode Control Register 90 during Capture Operation.......................... 143
Capture Operation Timing (Both Edges of CPT90 Pin are Specified)..................................................... 143
16-Bit Timer 90 Readout Timing ............................................................................................................. 144
Setting of Buzzer Output Control Register 90 for Buzzer Output Operation........................................... 145
10-1.
10-2.
10-3.
10-4.
10-5.
10-6.
10-7.
10-8.
10-9.
10-10. Interval Timer Operation Timing.............................................................................................................. 159
10-11. Settings of 8-Bit Timer Mode Control Register 8n in External Event Counter......................................... 160
Block Diagram of 8-Bit Timer/Event Counter 80 ..................................................................................... 151
Block Diagram of 8-Bit Timer/Event Counter 81 ..................................................................................... 151
Block Diagram of 8-Bit Timer Counter 82................................................................................................ 152
Format of 8-Bit Timer Mode Control Register 80 .................................................................................... 153
Format of 8-Bit Timer Mode Control Register 81 .................................................................................... 154
Format of 8-Bit Timer Mode Control Register 82 .................................................................................... 155
Format of Port Mode Register 2.............................................................................................................. 156
Format of Port Mode Register 3.............................................................................................................. 156
Settings of 8-Bit Timer Mode Control Register 8n in Interval Timer Operation....................................... 157