參數(shù)資料
型號: μPD4265165
廠商: NEC Corp.
英文描述: 64 M-Bit Dynamic Ram(64M 動態(tài)存儲器)
中文描述: 64 m位動態(tài)隨機存儲器(6400動態(tài)存儲器)
文件頁數(shù): 36/48頁
文件大?。?/td> 535K
代理商: ΜPD4265165
μ
PD42S65165, 4265165
36
Hyper Page Mode (EDO) Byte Read Modify Write Cycle
RAS
V
IH–
V
IL–
t
RASP
UCAS
V
IH–
V
IL–
L I/OV
OH–
V
OL–
t
RP
t
HPRWC
t
HCAS
t
RCD
t
CRP
t
CPN
t
HCAS
LCASV
IH–
V
IL–
t
CRP
t
MRH
t
CP
t
HCAS
t
CP
Address
V
IH–
V
IL–
OE
V
IH–
V
IL–
U I/O
V
IH–
V
IL–
in
t
DH
t
OLZ
t
CLZ
t
CAC
t
OEZ
Hi - Z
Hi - Z
out
t
DS
t
OLZ
t
OEH
t
OEH
t
CWD
t
WP
t
RWD
t
AWD
t
CPWD
AWD
t
CWD
t
RAC
t
AA
t
CAC
t
RCS
t
ACP
Row
Col.
Col.
Col.
t
CAH
t
CAH
t
ASC
t
RAH
t
ASR
t
RAD
WE
V
IH–
V
IL–
V
IH–
V
IL–
in
out
Hi - Z
Hi - Z
in
t
DH
t
DH
t
DS
t
DS
out
t
OEZ
t
OED
t
OED
t
CLZ
t
OEA
t
CAC
Hi - Z
t
OLZ
t
OEZ
t
OED
t
CLZ
t
OEA
t
OEA
t
AA
t
AA
t
RCS
t
WP
t
RCS
t
OEH
t
CWD
t
CWL
t
CPWD
t
AWD
t
ACP
t
CWL
t
RWL
t
WP
t
ASC
t
CAH
t
ASC
t
RAL
t
CWL
U I/OV
OH–
V
OL–
L I/O
Remarks 1.
In the hyper page mode (EDO), read, write and read modify write cycles are available for each of
the consecutive CAS cycles within the same RAS cycle.
2.
This cycle can be used to control either UCAS or LCAS only. Or, it can be used to control UCAS
or LCAS simultaneously, or at random.
相關(guān)PDF資料
PDF描述
μPD42S65165 64 M-Bit Dynamic Ram(64M 動態(tài)存儲器)
μPD42S17805 16M- bit CMOS dynamic RAMs(16M CMOS 動態(tài)RAM)
μPD4217805 16 M BIT DYNAMIC RAM 2 M WORD BY 8 BIT,EDO
μPD42S65405 16,777,216 Words by 4 Bits CMOS Dynamic RAMs(64M 動態(tài)RAM)
μPD4264405 16,777,216 Words by 4 Bits CMOS Dynamic RAMs(64M 動態(tài)RAM)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PD42-CAMG13 制造商:P-TEC 制造商全稱:P-tec Corporation 功能描述:Three Digit 7 Segment 0.56” Display
PD42-CAMO12 制造商:P-TEC 制造商全稱:P-tec Corporation 功能描述:Three Digit 7 Segment 0.56” Display
PD42-CAMR21 制造商:P-TEC 制造商全稱:P-tec Corporation 功能描述:Three Digit 7 Segment 0.56” Display
PD42-CAMR24 制造商:P-TEC 制造商全稱:P-tec Corporation 功能描述:Three Digit 7 Segment 0.56” Display
PD42-CAMY01 制造商:P-TEC 制造商全稱:P-tec Corporation 功能描述:Three Digit 7 Segment 0.56” Display