- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382768 > ZPSD211R Field Programmable Microcontroller Peripherals(可編程邏輯,可加密,零功耗,12個可單獨(dú)配置I/O) PDF資料下載
參數(shù)資料
| 型號： | ZPSD211R |
| 英文描述： | Field Programmable Microcontroller Peripherals(可編程邏輯,可加密,零功耗,12個可單獨(dú)配置I/O) |
| 中文描述： | 現(xiàn)場可編程微控制器外圍設(shè)備（可編程邏輯，可加密，零功耗，12個可單獨(dú)配置的I / O） |
| 文件頁數(shù)： | 21/32頁 |
| 文件大小： | 149K |
| 代理商： | ZPSD211R |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
PSD211R
21
System
Applications
In Figure 10, the PSD211R is configured to interface with Intel’s 80C31, which is a 16-bit
address/8-bit data bus microcontroller. Its data bus is multiplexed with the low-order
address byte. The 80C31 uses signals RD to read from data memory and PSEN to read
from code memory. It uses WR to write into the data memory. It also uses active high reset
and ALE signals. The rest of the configuration bits as well as the unconnected signals
(not shown) are application specific and, thus, user dependent.
Figure 10. Interface With Intel’s 80C31
MICROCONTROLLER
31
19
18
9
12
13
14
15
1
2
3
4
5
6
7
8
23
24
25
26
27
28
29
30
31
32
33
35
36
37
38
39
22
2
1
13
3
P0.0
P0.1
P0.2
P0.3
P0.4
P0.5
P0.6
P0.7
P2.0
P2.1
P2.2
P2.3
P2.4
P2.5
P2.6
P2.7
RD
WR
PSEN
ALE
TXD
RXD
PA0
PA1
PA2
PA3
PA4
PA5
PA6
PA7
PB0
PB1
PB2
PB3
PB4
PB5
PB6
PB7
PC0
PC1
PC2
A19/CSI
39
38
37
36
35
34
33
32
21
22
23
24
25
26
27
28
17
16
29
30
11
10
21
20
19
18
17
16
15
14
11
10
9
8
7
6
5
4
40
41
42
43
EA/VP
X1
X2
RESET
INT0
INT1
T0
T1
P1.0
P1.1
P1.2
P1.3
P1.4
P1.5
P1.6
P1.7
AD0/A0
AD1/A1
AD2/A2
AD3/A3
AD4/A4
AD5/A5
AD6/A6
AD7/A7
AD8/A8
AD9/A9
AD10/A10
AD11/A11
AD12/A12
AD13/A13
AD14/A14
AD15/A15
RD
WR/V
PP
PSEN
ALE
RESET
GND
PSD211R
80C31
34
12
V
CC
44
0.1μF
The configuration bits for Figure 10 are:
CALE
CDATA
CADDRDAT
CRESET
0
0
1
1
COMB/SEP
CRRWR
CEDS
0 or 1 (both valid)
0
0
All other configuration bits may vary according to the application requirements.
NOTE:
RESET to the PSD211R must be the output of a RESET chip or buffer.
If RESET to the 80C31 is the output of an RC circuit, a separate buffered RC RESET to the
PSD211R (shorter than the 80C31 RC RESET) must be provided to avoid a race condition.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZPSD301-15LI | Field-Programmable Peripheral |
| ZPSD301-15LM | Field-Programmable Peripheral |
| ZPSD301-15U | Field-Programmable Peripheral |
| ZPSD301-90U | Field-Programmable Peripheral |
| ZPSD301-90UI | Field-Programmable Peripheral |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZPSD211R-B-15J | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| ZPSD211R-B-15L | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| ZPSD211R-B-15M | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| ZPSD211R-B-20J | 制造商:WSI 功能描述: |
| ZPSD211R-B-70J | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。