![](http://datasheet.mmic.net.cn/Exar-Corporation/XRT94L33IB-L_datasheet_100163/XRT94L33IB-L_391.png)
xr
XRT94L33
3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC DATA SHEET
Rev.1.2.0.
391
Receive STS-3c Path – SONET Receive Path Interrupt Status – Byte 0 (Address = 0x118B)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Detection of
B3 Byte
Error
Interrupt
Status
Detection of
New Pointer
Interrupt
Status
Detection of
Unknown
Pointer
Interrupt
Status
Detection of
Pointer
Decrement
Interrupt
Status
Detection of
Pointer
Increment
Interrupt
Status
Detection of
NDF Pointer
Interrupt
Status
Change of
LOP-P
Condition
Interrupt
Status
Change of
AIS-P
Condition
Interrupt
Status
RUR
1
0
b. It will increment the “Receive STS-3c Path – B3 Error Count” registers. The “Receive STS-3c Path –
B3 Error Count” register is actually a 32 bit register that resides at Direct Address 0xNA98 – 0xNA9B.
Note:
The Receive STS-3c POH Processor block will increment these registers either by the number of erred STS-3c
SPEs detected, or by the number of B3 bits that are detected to be in error (within a given STS-3c frame),
depending upon user selection, as described below.
Configuring the Receive STS-3c POH Processor block to increment the “Receive STS-3c Path – B3
Error Count” register on a “per B3 bit-error” basis
The user can configure the Receive STS-3c POH Processor block to increment the “Receive STS-3c Path –
B3 Error Count” Register by the number of “B3 bits” which are determined to be in error. Therefore, in this
mode, it is possible for the Receive STS-3c POH Processor block to increment this register by as much as the
value of “8” per STS-3c SPE.
The user can accomplish this by setting Bit 0 (B3 Error Type) within the “Receive STS-3c Path – Control
Register – Byte 0” to “0”, as illustrated below.
Receive STS-3c Path – Control Register – Byte 0 (Address = 0x1183)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Unused
Check
Stuff
RDI-P
Type
REI-P
Error Type
B3 Error
Type
R/O
R/W
0
1
Note:
If the user implements this setting, then the corresponding Transmit STS-3c POH Processor block will set the
REI-P nibble value (within the G1 byte) to the number of B3 bits that have been determined to be in error. In
this case, the REI-P nibble value can contain a number as high as “8” for each “outbound” STS-3c frame.
The detection of B3 byte errors also plays a role in the transmission of the REI-P (Path – Remote Error
Indicator) back out to the Remote Terminal Equipment. This item will be discussed in some detail in Section
_.
2.3.2.4
HANDLING/PROCESSING THE C2 BYTE
2.3.2.4.1
UNEQ-P DECLARATION AND CLEARANCE CRITERIA
2.3.2.4.2
PLM-P DECLARATION AND CLEARANCE CRITERIA
2.3.2.5
RECEIVING/PROCESSING INCOMING PATH TRACE MESSAGES VIA THE J1 BYTE
2.3.2.5.1
TIM-P DECLARATION AND CLEARANCE CRITERIA
2.3.2.5.2
PATH TRACE UNSTABLE DEFECT DECLARATION AND CLEARANCE CRITERIA