Preliminary Line Rate Clocks CLAMP & CAL are the two line rate clock signals. There are two modes of operation for t" />
參數(shù)資料
型號(hào)： XRD98L62ACV-F
廠商： Exar Corporation
文件頁(yè)數(shù)： 24/37頁(yè)
文件大?。?/td> 0K
描述： IC CCD DIGITIZER 12BIT 48TQFP
標(biāo)準(zhǔn)包裝： 250
位數(shù)： 12
通道數(shù)： 1
電壓 - 電源，模擬： 2.7 V ~ 3.6 V
電壓 - 電源，數(shù)字： 2.7 V ~ 3.6 V
封裝/外殼： 48-TQFP
供應(yīng)商設(shè)備封裝： 48-TQFP（7x7）
包裝： 托盤
XRD98L62
30
Rev. P2.00
Preliminary
Line Rate Clocks
CLAMP & CAL are the two line rate clock signals.
There are two modes of operation for these clocks.
CAL & CLAMP Mode
In this mode the CLAMP signal is used to activate the
DC restore Clamp at the CDS input, and the CAL signal
is used to define the Optical Black pixels to be used for
the Black Level calibration function. Typically the
CLAMP pulse comes during the dummy or optical
black pixels at the beginning of each scan line, and the
CAL pulse comes during the longer string of optical
black pixels at the end of each scan line. CLAMP &
CAL must not be active at the same time.
In this mode there is an option to disconnect the CDS
from the input pins during the Vertical Shift time. To
enable this option write a “1” to the VSreject bit in the
Clock register. To properly define the Vertical Shift time
you must set the ClampCal bit properly.
In the typical case, the CCD has a few OB pixels at the
beginning of a line (CLAMP time) and a larger number
of OB pixels at the end of a scan line (CAL time). In this
case set the ClampCal bit = 0, this will define the
Vertical shift time as the time from the end of the CAL
pulse to the beginning of the CLAMP pulse.
If a CCD has more OB pixels at the beginning of a line,
then CAL should be active during these pixels and
CLAMP should be active at the end of the line. In this
case, set the ClampCal bit = 1, this will define the
Vertical shift time as the time from the end of the
CLAMP pulse to the beginning of the CAL pulse.
The ClampCal bit is also used by the Calibration logic.
If ClampCal is set as defined above, it should be correct
for the Calibration logic as well.
End of Line N
Start of Line N+1
Active Video
Pixels
OB pixels
Vertical Shift
Dummy &
OB pixels
CAL
(Black Level)
CLAMP
(DC restore)
CCD
Signal
Active Video pixels
t
CAL
t
CLAMP
Vert. Shift Reject
(internal)
Disconnect CDS from
input pins
Figure 20. Line Rate Timing with OneShot=0, VSreject=1 & ClampCal=0
相關(guān)PDF資料
PDF描述
XRD98L63AIV-F IC CCD DIGITIZER 12BIT 48TQFP
XRT71D00IQ-F IC JITTER ATTENUATOR SGL 32TQFP
XRT71D03IV-F IC JITTER ATTENUATOR 3CH 64TQFP
XRT71D04IV IC JITTER ATTENUATOR 4CH 80TQFP
XRT8000IP-F IC WAN CLOCK E1/E1 DUAL 18PDIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRD98L62EVAL 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開(kāi)發(fā)工具 XRD98L62 EVAL BOARD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
XRD98L62ZEVAL 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開(kāi)發(fā)工具 Eval Board (Solder) XRD98L62AIV RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
XRD98L63 制造商:EXAR 制造商全稱:EXAR 功能描述:CCD Image Digitizers with CDS, PGA and 12-Bit A/D
XRD98L63AIV 制造商:EXAR 制造商全稱:EXAR 功能描述:CCD Image Digitizers with CDS, PGA and 12-Bit A/D
XRD98L63AIV-F 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*