- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3766 > XR68M752IM48-F (Exar Corporation)IC UART FIFO 64B DUAL 48TQFP PDF資料下載
參數(shù)資料
| 型號： | XR68M752IM48-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 22/54頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC UART FIFO 64B DUAL 48TQFP |
| 標準包裝： | 250 |
| 特點： | * |
| 通道數(shù)： | 2，DUART |
| FIFO's： | 64 字節(jié) |
| 規(guī)程： | RS232，RS422，RS485 |
| 電源電壓： | 1.62 V ~ 3.63 V |
| 帶自動流量控制功能： | 是 |
| 帶IrDA 編碼器/解碼器： | 是 |
| 帶故障啟動位檢測功能： | 是 |
| 帶調(diào)制解調(diào)器控制功能： | 是 |
| 帶CMOS： | 是 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-TQFP |
| 供應商設(shè)備封裝： | 48-TQFP（7x7） |
| 包裝： | 托盤 |
| 其它名稱： | 1016-1479 1016-1479-ND 1016-1642 XR68M752IM48-F-ND |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
XR16M752/XR68M752
29
REV. 1.1.1
HIGH PERFORMANCE DUART WITH 64-BYTE FIFO
]
TABLE 9: INTERRUPT SOURCE AND PRIORITY LEVEL
PRIORITY
ISR REGISTER STATUS BITS
SOURCE OF INTERRUPT
LEVEL
BIT-5
BIT-4
BIT-3
BIT-2
BIT-1
BIT-0
1
0
1
0
LSR (Receiver Line Status Register)
2
0
1
0
RXRDY (Receive Data Time-out)
3
0
1
0
RXRDY (Received Data Ready)
4
0
1
0
TXRDY (Transmit Ready)
5
0
MSR (Modem Status Register)
6
0
1
0
RXRDY (Received Xoff or Special character)
7
1
0
CTS#, RTS# change of state
-
0
1
None (default)
ISR[0]: Interrupt Status
Logic 0 = An interrupt is pending and the ISR contents may be used as a pointer to the appropriate interrupt
service routine.
Logic 1 = No interrupt pending (default condition).
ISR[3:1]: Interrupt Status
These bits indicate the source for a pending interrupt at interrupt priority levels (See Interrupt Source Table 9).
ISR[4]: Xoff/Xon or Special Character Interrupt Status
This bit is set when EFR[4] = 1 and IER[5] = 1. ISR bit-4 indicates that the receiver detected a data match of
the Xoff character(s). If this is an Xoff interrupt, it is cleared when XON is received. If it is a special character
interrupt, it is cleared by reading ISR.
ISR[5]: RTS#/CTS# Interrupt Status
This bit is enabled when EFR[4] = 1. ISR bit-5 indicates that the CTS# or RTS# has been de-asserted.
ISR[7:6]: FIFO Enable Status
These bits are set to a logic 0 when the FIFOs are disabled. They are set to a logic 1 when the FIFOs are
enabled.
4.5
FIFO Control Register (FCR) - Write-Only
This register is used to enable the FIFOs, clear the FIFOs, set the transmit/receive FIFO trigger levels, and
select the DMA mode. The DMA, and FIFO modes are defined as follows:
FCR[0]: TX and RX FIFO Enable
Logic 0 = Disable the transmit and receive FIFO (default).
Logic 1 = Enable the transmit and receive FIFOs. This bit must be set to logic 1 when other FCR bits are
written or they will not be programmed.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XR16M752IM48-F | IC UART FIFO 34B DUAL 48TQFP |
| ST16C450CQ48-F | IC UART SINGLE 48TQFP |
| ST16C2450IQ48-F | IC UART FIFO DUAL 48TQFP |
| MAX7314AEG+T | IC I/O EXPANDER I2C 16B 24QSOP |
| ST16C550IQ48-F | IC UART FIFO 16B SGL 48TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XR68M752IM48TR-F | 制造商:Exar Corporation 功能描述:XR68M752 Series 16 Mbps High Performance DUART With 64-Byte FIFO - TQFP-48 |
| XR7090AA-BC-0001 | 制造商:CREE 制造商全稱:Cree, Inc 功能描述:XLamp㈢ XR LED Binning and Labeling |
| XR7090AA-BC-DD-EF-G-HHHH | 制造商:CREE 制造商全稱:Cree, Inc 功能描述:XLamp㈢ XR LED Binning and Labeling |
| XR7090-AM-L1-0001 | 制造商:Cree 功能描述:LED AMBER XR 制造商:Cree 功能描述:LED, AMBER, XR 制造商:Cree 功能描述:LED, HIGH BRIGHTNESS, RED ORANGE, 67.2LM; Series:XLamp XR; LED Color:Amber; Luminous Flux @ Test:42lm; Wavelength Typ:595nm; Forward Current @ Test:350mA; Forward Current If Max:700mA; Forward Voltage @ Test:2.25V; Viewing Angle:100;RoHS Compliant: Yes |
| XR7090AM-L1-0001 | 制造商:Cree 功能描述:LED Uni-Color Amber 2-Pin SMD |
發(fā)布緊急采購，3分鐘左右您將得到回復。