REV. 1.0.3 IER[4]: Sleep Mode Enable (requires EFR bit-4 = 1) " />
參數(shù)資料
型號(hào): XR19L402IL48-F
廠商: Exar Corporation
文件頁(yè)數(shù): 19/49頁(yè)
文件大?。?/td> 0K
描述: IC UART/TXRX RS485 48QFN
標(biāo)準(zhǔn)包裝: 260
特點(diǎn): *
通道數(shù): 2,DUART
FIFO's: 64 字節(jié)
規(guī)程: RS485
電源電壓: 3.3V,5V
帶自動(dòng)流量控制功能:
帶IrDA 編碼器/解碼器:
帶故障啟動(dòng)位檢測(cè)功能:
帶調(diào)制解調(diào)器控制功能:
帶CMOS:
安裝類型: 表面貼裝
封裝/外殼: 48-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 48-QFN-EP(7x7)
包裝: 托盤
XR19L402
26
TWO CHANNEL INTEGRATED UART AND RS-485 TRANSCEIVER
REV. 1.0.3
IER[4]: Sleep Mode Enable (requires EFR bit-4 = 1)
Logic 0 = Disable Sleep Mode (default).
Logic 1 = Enable Sleep Mode. See Sleep Mode section for further details.
IER[5]: Xoff Interrupt Enable (requires EFR bit-4=1)
Logic 0 = Disable the software flow control, receive Xoff interrupt (default).
Logic 1 = Enable the software flow control, receive Xoff interrupt. See Software Flow Control section for
details.
IER[7:6]: Reserved
For normal operation, these bits should remain at logic 0.
4.4
Interrupt Status Register (ISR) - Read-Only
The UART provides multiple levels of prioritized interrupts to minimize external software interaction. The
Interrupt Status Register (ISR) provides the user with six interrupt status bits. Performing a read cycle on the
ISR will give the user the current highest pending interrupt level to be serviced, others are queued up to be
serviced next. No other interrupts are acknowledged until the pending interrupt is serviced. The Interrupt
Source Table, Table 9, shows the data values (bit 0-5) for the interrupt priority levels and the interrupt sources
associated with each of these interrupt levels.
4.4.1
Interrupt Generation:
LSR is by any of the LSR bits 1, 2, 3 and 4.
RXRDY is by RX trigger level.
RXRDY Time-out is by a 4-char plus 12 bits delay timer.
TXRDY is by TX trigger level or TX FIFO empty (or transmitter empty in auto half-duplex control).
MSR is by any of the MSR bits 0, 1, 2 and 3.
Receive Xoff character is by detection of a Xoff character.
Wake-up Indicator is when the UART comes out of sleep mode.
4.4.2
Interrupt Clearing:
LSR interrupt is cleared by a read to the LSR register.
RXRDY interrupt is cleared by reading data until FIFO falls below the trigger level.
RXRDY Time-out interrupt is cleared by reading RHR.
TXRDY interrupt is cleared by a read to the ISR register or writing to THR.
MSR interrupt is cleared by a read to the MSR register.
Xoff interrupt is cleared by a read to ISR or when Xon character(s) is received.
Wake-up Indicator is cleared by a read to the ISR register.
相關(guān)PDF資料
PDF描述
XR20M1170IL24TR-F IC UART FIFO I2C/SPI 64B 24QFN
XR20M1172IG28-F IC UART FIFO I2C/SPI 64B 28TSSOP
XR20M1280IL40-F IC UART I2C/SPI 128 BYTE 40QFN
XR20V2170IL40-F IC UART/TXRX I2C/SPI RS232 40QFN
XR20V2172IL64-F IC UART/TXRX I2C/SPI RS232 64QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XR1AEX2NV1XX 制造商:Eaton Corporation 功能描述:SWITCH, ROCKER, SPST, 18A, 125VAC, BLACK, Contact Configuration:SPST, Switch Ope 制造商:Eaton Corporation 功能描述:SWITCH, ROCKER, SPST, 18A, 125VAC, BLACK, Contact Configuration:SPST, Switch Operation:Off-On, Contact Current Max:18A, Contact Voltage AC Nom:125V, Switch Mounting:Panel, Actuator / Cap Color:Red, Illumination Color:Red , RoHS Compliant: Yes
XR1AEX3NV1XX 制造商:Eaton Corporation 功能描述:SWITCH, ROCKER, SPST, 18A, 125VAC, BLACK, Contact Configuration:SPST, Switch Ope
XR1AEX4NV1XX 制造商:Eaton Corporation 功能描述:SWITCH, ROCKER, SPST, 18A, 125VAC, BLACK, Contact Configuration:SPST, Switch Operation:Off-On, Contact Current Max:18A, Contact Voltage AC Nom:125V, Switch Mounting:Panel, Actuator / Cap Color:Amber, Illumination Color:Amber , RoHS Compliant: Yes
XR1BG33NV1XX 制造商:Eaton Corporation 功能描述:SWITCH, ROCKER, SPDT, 18A, 125VAC, BLACK, Contact Configuration:SPDT, Switch Ope
XR1BG44NV1XX 制造商:Eaton Corporation 功能描述:SWITCH, ROCKER, SPDT, 18A, 125VAC, BLACK, Contact Configuration:SPDT, Switch Operation:On-Off-On, Contact Current Max:18A, Contact Voltage AC Nom:125V, Switch Mounting:Panel, Actuator / Cap Color:Amber, Illumination Color:Amber , RoHS Compliant: Yes