- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄21876 > XCCACE128-I (Xilinx Inc)IC 128MBIT ACE FLASH CARD PDF資料下載
參數(shù)資料
| 型號： | XCCACE128-I |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 30/69頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC 128MBIT ACE FLASH CARD |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 存儲容量： | 128Mb |
| 存儲器類型： | FLASH |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁
System ACE CompactFlash Solution
36
DS080 (v3.0) April 7, 2014
Product Specification
R
— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE —
Boundary-Scan Register
The Boundary-Scan register, which is the primary test data register, is used to control and observe the state of device pins
during EXTEST and SAMPLE/PRELOAD instructions. For more information on the System ACE Boundary-Scan register
(such as bit sequence, 3-state control, and so forth), refer to the System ACE Boundary-Scan Description Language (BSDL)
file available from the software download area at: www.xilinx.com.
Bit Sequence
The bit sequence of the device is obtainable from the Boundary-Scan Description Language (BSDL) Files. These files are
available from the software download area at: www.xilinx.com.
Identification Register
The Identification Register known as the IDCODE is a fixed, vendor-assigned value that is used to electronically identify the
type of device and the manufacturer for a specific device being tested. The System ACE CF controller IDCODE register is
32 bits wide. The contents of this register can be shifted out for examination by selecting the IDCODE instruction. The
IDCODE is available to any other system component via JTAG. The IDCODE register has the following binary format,
described in Table 24.
Bypass Register
The last standard 1149.1 Boundary-Scan data register in the System ACE CF controller is the single flip-flop BYPASS
register. It directly passes data serially from the TDI pin to the TDO pin during a bypass instruction. This register is initialized
to zero when the TAP controller is in the UPDATE-DR state.
TAP Timing Characteristics
IEEE 1149.1 boundary-scan (JTAG) testing is performed via the standard 4-wire Test Access Port (TAP). The Boundary
Scan timing waveforms and switching characteristics of the TAP are described in Figure 17 and Table 25, respectively.
Table 23: System ACE CF Controller Boundary-Scan Instructions
Boundary-Scan Instruction
Binary Code [7:0]
Description
BYPASS
11111111
Enables BYPASS
SAMPLE/PRELOAD
00000001
Enables boundary-scan SAMPLE/PRELOAD Operation
IDCODE
00001001
Enables shifting out 32-bit IDCODE
EXTEST
00000000
Enables boundary-scan EXTEST operation
Table 24: System ACE CF Controller Identification Register
Version
Family
Array Size
Manufacturer
Required by IEEE 1149.1
0000
0000001
00000000
00001001001
1
Figure 17: Test JTAG Boundary-Scan Port Timing Waveforms
0ns
50ns
100ns
150ns
2
TSTTMS
TSTTDI
TSTTCK
TSTTDO
VALID
TTCKTDO
TTAPTCK
TTCKTAP
DS080_46_030801
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EE-SH3-C | SENSR OPTO SLOT 3.4MM TRANS THRU |
| MX6SWT-A1-0000-000AF7 | LED XLAMP 3200K WARM WHITE SMD |
| MX6SWT-A1-0000-000AE7 | LED XLAMP 3000K WARM WHITE SMD |
| MX3AWT-A1-0000-000DDZ | LED XLAMP WHITE 350MA 2PLCC |
| MX6AWT-A1-R250-0009E6 | LED WARM WHITE 350MA 5X5 SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCCACE256-I | 功能描述:IC 256MBIT ACE FLASH CARD RoHS:否 類別:存儲卡，模塊 >> 存儲器，PC 卡 系列:- 標(biāo)準(zhǔn)包裝:30 系列:- 存儲容量:8GB 存儲器類型:存儲卡 - Extreme III SD? |
| XCCACEM16BG388I | 制造商:XILINX 制造商全稱:XILINX 功能描述:System ACE MPM Solution |
| XCCACEM16-BG388I | 功能描述:SYS ACE MULTIPKG MODULE 16MBIT RoHS:否 類別:存儲卡，模塊 >> 存儲器 - 模塊 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 存儲器類型:SDRAM 存儲容量:1GB 速度:133MHz 特點:- 封裝/外殼:168-DIMM |
| XCCACEM16SERIES | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:System ACE MPM Solution |
| XCCACEM32BG388I | 制造商:XILINX 制造商全稱:XILINX 功能描述:System ACE MPM Solution |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。