- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄21876 > XCCACE128-I (Xilinx Inc)IC 128MBIT ACE FLASH CARD PDF資料下載
參數(shù)資料
| 型號(hào)： | XCCACE128-I |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 29/69頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC 128MBIT ACE FLASH CARD |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 存儲(chǔ)容量： | 128Mb |
| 存儲(chǔ)器類型： | FLASH |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁
System ACE CompactFlash Solution
DS080 (v3.0) April 7, 2014
35
Product Specification
R
— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE —
The JTAG signals are directly multiplexed from the respective configuration source. The TSTJTAG logic is connected to the
CFGJTAG port as long as the CompactFlash and MPU interfaces are not connected to the CFGJTAG port. Outlined in the
following sections are the details of the JTAG interface for the System ACE CF controller.
The available Boundary-Scan registers for the System ACE CF controller are shown in Table 21.
Instruction Register
The Instruction Register (IR) for the System ACE CF controller is eight bits wide and is connected between TDI and TDO
during an instruction scan sequence. The Instruction Register is parallel loaded with a fixed instruction capture pattern in
preparation for an instruction sequence. This pattern is shifted out onto TDO (LSB first), while an instruction is shifted into
the instruction register from TDI. This pattern is illustrated in Table 22.
The optional IDCODE instruction is supported in addition to the mandatory instructions (BYPASS, SAMPLE/PRELOAD, and
EXTEST). The binary values for these instructions are listed in Figure 23, page 36.
Figure 16: Test JTAG Interface Block Diagram
TAP
Controller
Logic
Identifcation Register
Instruction Register
Bypass Register
Boundary Scan Register
1
0
TSTTDI
TSTTMS
TSTTCK
CFGTDO
TSTTDO
CFGTCK
CFGTMS
CFGTDI
CFGSEL (from core)
CFGDATA (from core)
DS080_45_030801
Table 21: System ACE CF Controller Boundary-Scan Registers
Register Name
Register Length
Description
Instruction Register
8 bits
Holds current instruction OPCODE and captures internal device status.
Boundary-Scan Register
109 bits
Controls and observes input, output, and output enable.
Identification Register
32 bits
Captures device IDCODE.
Bypass Register
1 bit
Device bypass.
Table 22: Instruction Register Values Loaded into IR During Instruction Scan Sequence
IR[7]
IR[6]
IR[5]
IR[4]
IR[3]
IR[2]
IR[1:0]
CFGINSTRERR
(MPU ERRORREG
register bit)
CFGFAILED
(MPU ERRORREG
register bit)
CFGREADERR
(MPU ERRORREG
register bit)
CFCERROR
(MPU STATUSREG
register bit)
CFGERROR
(MPU STATUSREG
register bit)
CFGDONE
01
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EE-SH3-C | SENSR OPTO SLOT 3.4MM TRANS THRU |
| MX6SWT-A1-0000-000AF7 | LED XLAMP 3200K WARM WHITE SMD |
| MX6SWT-A1-0000-000AE7 | LED XLAMP 3000K WARM WHITE SMD |
| MX3AWT-A1-0000-000DDZ | LED XLAMP WHITE 350MA 2PLCC |
| MX6AWT-A1-R250-0009E6 | LED WARM WHITE 350MA 5X5 SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCCACE256-I | 功能描述:IC 256MBIT ACE FLASH CARD RoHS:否 類別:存儲(chǔ)卡，模塊 >> 存儲(chǔ)器，PC 卡 系列:- 標(biāo)準(zhǔn)包裝:30 系列:- 存儲(chǔ)容量:8GB 存儲(chǔ)器類型:存儲(chǔ)卡 - Extreme III SD? |
| XCCACEM16BG388I | 制造商:XILINX 制造商全稱:XILINX 功能描述:System ACE MPM Solution |
| XCCACEM16-BG388I | 功能描述:SYS ACE MULTIPKG MODULE 16MBIT RoHS:否 類別:存儲(chǔ)卡，模塊 >> 存儲(chǔ)器 - 模塊 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 存儲(chǔ)器類型:SDRAM 存儲(chǔ)容量:1GB 速度:133MHz 特點(diǎn):- 封裝/外殼:168-DIMM |
| XCCACEM16SERIES | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:System ACE MPM Solution |
| XCCACEM32BG388I | 制造商:XILINX 制造商全稱:XILINX 功能描述:System ACE MPM Solution |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。