T
參數(shù)資料
型號: XC6SLX75T-2FG676I
廠商: Xilinx Inc
文件頁數(shù): 81/89頁
文件大?。?/td> 0K
描述: IC FPGA SPARTAN 6 676FGGBGA
標準包裝: 40
系列: Spartan® 6 LXT
LAB/CLB數(shù): 5831
邏輯元件/單元數(shù): 74637
RAM 位總計: 3170304
輸入/輸出數(shù): 348
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 676-BGA
供應商設備封裝: 676-FBGA(27x27)
Spartan-6 FPGA Data Sheet: DC and Switching Characteristics
DS162 (v3.0) October 17, 2011
Product Specification
82
TPKGSKEW
Package Skew(1)
LX45
CSG324
70
ps
CS(G)484
99
ps
FG(G)484
109
ps
FG(G)676
138
ps
LX45T
CSG324
75
ps
CS(G)484
100
ps
FG(G)484
95
ps
LX75
CS(G)484
101
ps
FG(G)484
107
ps
FG(G)676
161
ps
LX75T
CS(G)484
107
ps
FG(G)484
110
ps
FG(G)676
134
ps
LX100
CS(G)484
95
ps
FG(G)484
155
ps
FG(G)676
144
ps
LX100T
CS(G)484
88
ps
FG(G)484
111
ps
FG(G)676
147
ps
FG(G)900
134
ps
LX150
CS(G)484
84
ps
FG(G)484
103
ps
FG(G)676
115
ps
FG(G)900
121
ps
LX150T
CS(G)484
83
ps
FG(G)484
88
ps
FG(G)676
141
ps
FG(G)900
120
ps
Notes:
1.
These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay from Pad to Ball.
2.
Some of the devices are available in both Pb and Pb-free (additional G) packages as standard ordering options. See DS160: Spartan-6 Family
Overview for more information.
Table 80: Sample Window
Symbol
Description
Speed Grade
Units
-3
-3N
-2
-1L
TSAMP
Sampling Error at Receiver Pins(2)
All
510
530
740
ps
TSAMP_BUFIO2
Sampling Error at Receiver Pins using
BUFIO2(3)
All
430
450
590
ps
Notes:
1.
LXT devices are not available with a -1L speed grade.
2.
This parameter indicates the total sampling error of Spartan-6 FPGA DDR input registers, measured across voltage, temperature, and process. The
characterization methodology uses the DCM to capture the DDR input registers’ edges of operation. These measurements include:
- CLK0 DCM jitter
- DCM accuracy (phase offset)
- DCM phase shift resolution
These measurements do not include package or clock tree skew.
3.
This parameter indicates the total sampling error of Spartan-6 FPGA DDR input registers, measured across voltage, temperature, and process. The
characterization methodology uses the BUFIO2 clock network and IODELAY2 to capture the DDR input registers’ edges of operation. These
measurements do not include package or clock tree skew.
Table 79: Package Skew (Cont’d)
Symbol
Description
Device
Package(2)
Value
Units
相關PDF資料
PDF描述
XC6SLX75T-2FGG676I IC FPGA SPARTAN 6 74K 676FGGBGA
ACB100DHHN CONN EDGECARD 200PS .050 DIP SLD
ABB100DHHN CONN EDGECARD 200PS .050 DIP SLD
ACB100DHHD CONN EDGECARD 200PS .050 DIP SLD
ABB100DHHD CONN EDGECARD 200PS .050 DIP SLD
相關代理商/技術參數(shù)
參數(shù)描述
XC6SLX75T-2FGG484C 功能描述:IC FPGA SPARTAN 6 74K 484FGGBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan® 6 LXT 標準包裝:60 系列:XP LAB/CLB數(shù):- 邏輯元件/單元數(shù):10000 RAM 位總計:221184 輸入/輸出數(shù):244 門數(shù):- 電源電壓:1.71 V ~ 3.465 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:388-BBGA 供應商設備封裝:388-FPBGA(23x23) 其它名稱:220-1241
XC6SLX75T-2FGG484I 功能描述:IC FPGA SPARTAN 6 74K 484FGGBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan® 6 LXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應商設備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC6SLX75T-2FGG676C 功能描述:IC FPGA SPARTAN 6 74K 676FGGBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan® 6 LXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應商設備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC6SLX75T-2FGG676I 功能描述:IC FPGA SPARTAN 6 74K 676FGGBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan® 6 LXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應商設備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC6SLX75T-3CSG484C 功能描述:IC FPGA SPARTAN 6 74K 484CSGBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan® 6 LXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應商設備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5