Spartan-6 FPGA Data Sheet: DC and Switching Characteristics
DS162 (v3.0) October 17, 2011
Product Specification
85
Revision History
The following table shows the revision history for this document.
Date
Version
Description of Revisions
06/24/09
1.0
Initial Xilinx release.
08/26/09
1.1
Table 24 and added values to FPCIEUSER. Added more networking applications to Table 25. Updated values for TSUSPENDLOW_AWAKE, TSUSPEND_ENABLE, and TSCP_AWAKE in Table 46. Numerous changes to
Table 47, page 54 including the addition of new values to various specifications, revising the
TSMCKCSO description, and changing the units of TPOR. Also, removed Dynamic Reconfiguration Port
(DRP) for DCM and PLL Before and After DCLK section from
Table 47 and updated all the notes. In
Table 52, added to FINMAX, revised FOUTMAX, and removed PLL Maximum Output Frequency for BUFIO2. Revised values for DCM_DELAY_STEP in
Table 54. Updated CLKIN_FREQ_FX values in
01/04/10
1.2
Added -4 speed grade to entire document. Updated speed specification of -4, -3, -2 speed grades to
version 1.03. Added -1L speed grade numbers per speed specification 1.00. Updated TSOL in Table 1. Added -1L rows for LVCMOS12, LVCMOS15, and LVCMOS18 in
Table 9. Revised much of the detail
FMAX in Table 44. Updated descriptions for TDNACLKL and TDNACLKH in Table 45 and revised values for all parameters. Removed TINITADDR from Table 47 and added new data. Updated values in Table 48 and XC6SLX75TCSG324; added XC6SLX75FG(G)484 and XC6SLX75FG(G)484.
02/22/10
1.3
Production release of XC6SLX16 -2 speed grade devices. The changes to
Table 26 and
Table 27includes updating this data sheet to the data in ISE v11.5 software with speed specification v1.06.
Updated maximum of VIN and VTS and note 2 in Table 1. In Table 2, changed VIN, added IIN and note 5, revised notes 1, 6, and 7, and added note 8 to RFUSE. In Table 4, removed previous note 1 and added data to IRPU, IRPD, and IBATT, changed CIN, added RDT and RIN_TERM, and added note 2 and 3. Updated
including adding values for PCI33_3. Updated VREF value for HSTL_III_18 in Table 31. Updates made typographical edits and removed notes. Removed clock CLK section in
Table 41. Removed clock
CLK section and TREG_MUX and TREG_M31 in Table 42. Added block RAM FMAX values to Table 43. Updated values and added note 2 to
Table 45. Added values to
Table 46 and removed note 1.
03/10/10
1.4
Production release of XC6SLX45 -2 speed grade devices, which includes changes to
Table 26 and
Table 27 updating this data sheet to the data in ISE v11.5 software with speed specification v1.07.
Fixed RIN_TERM description in Table 4. Added PCI66_3 to Table 7 and replaced note 1. Corrected note 1 and the V, Max for TMDS_33 in
Table 8. In
Table 10, added note 1 to LVPECL_33 and TMDS_33.
corrected some typographical errors and fixed SSO limits for bank1/3 in FG(G)484 package. Corrected
CLKFX_FREEZE_TEMP_SLOPE and added typical values to TCENTER_LOW_SPREAD and
Table 79, revised the XC6SLX16-CSG324 and the XC6SLX45-CSG484 and FG(G)484 values.