- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄245691 > WV3EG232M64STSU403D4SG (MICROSEMI CORP-PMG MICROELECTRONICS) 64M X 64 DDR DRAM MODULE, 0.65 ns, DMA200 PDF資料下載
參數(shù)資料
| 型號： | WV3EG232M64STSU403D4SG |
| 廠商： | MICROSEMI CORP-PMG MICROELECTRONICS |
| 元件分類： | DRAM |
| 英文描述： | 64M X 64 DDR DRAM MODULE, 0.65 ns, DMA200 |
| 封裝： | ROHS COMPLIANT, SODIMM-200 |
| 文件頁數(shù)： | 2/14頁 |
| 文件大?。?/td> | 194K |
| 代理商： | WV3EG232M64STSU403D4SG |
10
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
WV3EG232M64STSU-D4
August 2006
Rev. 2
PRELIMINARY
White Electronic Designs Corp. reserves the right to change products or specications without notice.
DDR SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND
RECOMMENDED AC OPERATING CONDITIONS
Parameter
Symbol
335
Unit
Min
Max
Row cycle time
tRC
60
tCK
Refresh row cycle time
tRFC
72
ns
Row active time
tRAS
42
120K
ns
RAS# to CAS# delay
tRCD
18
tCK
Row precharge time
tRP
18
ns
Row active to Row active delay
tRRD
12
ns
Write recovery time
tWR
15
ns
Last data into Read command
tWTR
1tCK
Col. address to Col. address delay
tCCD
1tCK
Clock cycle time
CL=2.5
tCK
612
ns
Clock high level width
tCH
0.45
0.55
tCK
Clock low level width
tCL
0.45
0.55
tCK
DQS-out access time from CK/CK#
tDQSCK
-0.6
+0.6
ns
Output data access time from CK/CK#
tAC
-0.7
+0.7
ns
Data strobe edge to output data edge
tDQSQ
-
0.45
ns
Read Preamble
tRPRE
0.9
1.1
tCK
Read Postamble
tRPST
0.4
0.6
tCK
CK to valid DQS-in
tDQSS
0.75
1.25
tCK
DQS-in setup time
tWPRES
0ns
DQS-in hold time
tWPRE
0.25
tCK
DQS falling edge to CK rising-setup time
tDSS
0.2
tCK
DQS falling edge from CK rising-hold time
tDSH
0.2
tCK
DQS-in high level width
tDQSH
0.35
tCK
DQS-in low level width
tDQSL
0.35
tCK
Address and Control Input setup time (fast)
tIS
0.75
ns
Address and Control Input hold time (fast)
tIH
0.75
ns
Address and Control Input setup time (slow)
tIS
0.7
ns
Address and Control Input hold time (slow)
tIH
0.7
ns
Data-out high impedence time from CK/CK#
tHZ
-0.7
+0.7
ns
Data-out low impedence time from CK/CK#
tLZ
-0.7
+0.7
ns
Note:
AC Timing Parameters are based on
NANYA components. Other DRAM Manufacturers parameters may be different.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WEDPN16M64VR-125BM | 16M X 64 SYNCHRONOUS DRAM MODULE, 5.8 ns, PBGA219 |
| W25Q16CVDAAG | 16M X 1 SPI BUS SERIAL EEPROM, PDIP8 |
| WMS512K8-17CQ | 512K X 8 STANDARD SRAM, 17 ns, CDIP32 |
| WMS512K8-20FQ | 512K X 8 STANDARD SRAM, 20 ns, CDFP36 |
| WMS512K8-45CQ | 512K X 8 STANDARD SRAM, 45 ns, CDIP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| WV3EG232M64STSU-D4 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 2x32Mx64 DDR SDRAM UNBUFFERED |
| WV3EG264M64EFSU262D4-MG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB- 2x64Mx64 DDR SDRAM UNBUFFERED, w/PLL |
| WV3EG264M64EFSU262D4-SG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB- 2x64Mx64 DDR SDRAM UNBUFFERED, w/PLL |
| WV3EG264M64EFSU265D4-MG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB- 2x64Mx64 DDR SDRAM UNBUFFERED, w/PLL |
| WV3EG264M64EFSU265D4-SG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB- 2x64Mx64 DDR SDRAM UNBUFFERED, w/PLL |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。