參數(shù)資料
型號(hào)： VNC2-64Q1B-TRAY
廠商： FTDI, Future Technology Devices International Ltd
文件頁(yè)數(shù)： 46/88頁(yè)
文件大?。?/td> 0K
描述： IC USB HOST/DEVICE CTRL 64-QFN
應(yīng)用說(shuō)明： Vinculum-II IO Cell Description AppNote
Vinculum-II Debug Interface Description AppNote
Vinculum-II IO Mux Explained AppNote
Vinculum-II PWM Example AppNote
Migrating Vinculum Designs AppNote
標(biāo)準(zhǔn)包裝： 260
系列： Vinculum-II
控制器類型： USB 2.0 控制器
接口： USB，主機(jī)/設(shè)備配置，UART，SPI，PWM，閃存 256K，DMA 4CH
電源電壓： 1.62 V ~ 1.98 V
電流 - 電源： 25mA
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 64-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝： 64-QFN（8x8）
包裝： 托盤
其它名稱： VNC2-64Q1A-TRAY
VNC2-64Q1A-TRAY-ND
50
Copyright 2009-2011 Future Technology Devices International Limited
Datasheet
Vinculum-II Embedded Dual USB Host Controller IC
Version 1.5
Document No.: FT_000138 Clearance No.: FTDI# 143
The VNC2 SPI interface uses 4 signal lines: SCLK, SS, MOSI and MISO. The signals MOSI, MISO and SS
are always clocked on the rising edge of the SCLK signal.
SS signal must be raised high for the duration of the entire transaction. For data transactions, the SS
must be released for at least one clock cycle after a transaction has completed. It is not necessary to
release SS between Status Read operations.
The Start state of MOSI and SS high on the rising edge of SCLK initiates the transfer. The transfer
finishes after 13 clock cycles, and the next transfer starts when MOSI is high during the rising edge of
CLK.
The following Figure 6.16 and
Table 6.9 give details of the bus timing requirements.
Figure 6.16 SPI Slave Mode Timing
Table 6.9 SPI Slave Data Timing
6.3.6.2 SPI Master Data Read Transaction in VNC1L legacy mode
The SPI master must periodically poll for new data in VNC2 Transmit Buffer. It is recommended that this
is done first before sending any command.
The Start and Setup sequence is sent to VNC2 by the SPI master, see Figure 6.17.
The VNC2 clocks out data from its Transmit Buffer on subsequent rising edge clock cycles provided by the
SPI master. This is followed by a status bit generated by VNC2. The Data Read status bit is defined in
If the status bit indicates New Data then the byte received is valid. If it indicates Old Data then the
Transmit Buffer in VNC2 is empty and the byte of data received in the current transaction should be
disregarded.
Time
Description
Minimum
Typical
Maximum
Unit
T1
SCLK period
79.37
83.33
ns
T2
SCLK high period
39.68
41.67
39.68
ns
T3
SCLK low period
39.68
41.67
39.68
ns
T4
SCLK driving edge to
MISO/MOSI
0.5
14
ns
T5
MISO/SS setup time to sample
SCLK edge
3
ns
T6
MISO/SS hold time from sample
SCLK edge
3
ns
相關(guān)PDF資料
PDF描述
W78E858A40FL IC MCU 8-BIT 32K FLASH 44-PQFP
W83303AG IC ACPI CONTROLLER 48-LQFP
W83627UHG IC I/O CONTROLLER 128-QFP
W83L951DG IC EMBEDDED CNTRLR 128-LQFP
X90100M8IZT1 IC DIGITAL CAPACITOR NV 8-MSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
VNC2DEBUGMODULE 制造商:Future Technology Devices International (FTDI Chip) 功能描述:VNC2 Vinculum Debug Module
VNC712B-N50A-5TZ 制造商:SMC Corporation of America 功能描述:Valve, media, coolant, 2 way
VNC-DK4-C1404CM 制造商:L-com Inc 功能描述:4CH DVR w/4 CMOS CAMERAS no HD
VNC-DK4-C1404CM-HD 制造商:L-com Inc 功能描述:4CH DVR w/4 CMOS CAMS 500GB HD
VNC-DK4-C2404CM 制造商:L-com Inc 功能描述:4CH DVR w/4 CMOS CAMERAS no HD
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*